

CONTROL DATA[®]

DISK STORAGE UNIT

84X-ENHANCED
975X-ENHANCED

LOGIC CARDS



CUSTOMER ENGINEERING MANUAL

[illegible]

Control Data Corporation
Technical Publications Department
7801 Computer Avenue
Minneapolis MN 55435

© 1973, 1974
by Control Data Corporation
Printed in the United States of America

PREFACE

This manual has been prepared for customer engineers and other technical personnel directly involved with maintaining the disk storage unit (drive).

Logic card information is provided by four sections in this manual. Section numbers and a brief description of their contents are listed below.

Section 1 - Introduction to logic symbology and card construction.

Section 2 - Description of integrated circuits used in the drive. Includes pin assignments along with truth tables and/or typical waveforms.

Section 3 - Description of discrete components and their functions. For ease of using the logic diagrams, transistors and their associated components are frequently condensed into an equivalent logic symbol. This section, arranged in alphabetical order of the circuit type designator (AAA-ZZZ) explains these functions and illustrates the actual discrete elements.

Section 4 - Schematics of logic cards. These schematics are arranged in alphabetical sequence of the last three characters of the card type. The first character of the card type is for internal control of card revisions.

CONTENTS

1. INTRODUCTION		Circuit Type	
General	1-1	162	2-16
Back Panel	1-1	164H	2-18
Logic Cards	1-3	164S	2-18
Physical Description	1-3	166	2-19
Pin Assignments	1-3	172H	2-20
Test Points	1-5	173H	2-21
Logic Symbolology	1-5	175H	2-22
Input/Output State Indicators	1-5	176	2-23
Dynamic Indicator	1-6	182	2-24
Signal Line Indicators	1-6	188	2-24.1 / 2-24.2
Non-Standard Levels	1-6	189	2-25
Inhibit	1-7	191	2-26
Miscellaneous	1-7	193	2-27
Function Symbols	1-7	195	2-28
Input/Output Designators	1-10	200	2-29
Common Control Block	1-11	208S	2-30
Wired Functions	1-12	218	2-30.1
		321S	2-30.2
Integrated Circuits	1-12	502	2-31
Operational Amplifiers	1-13	519	2-32
Introduction	1-13	521	2-33
Basic Circuit Elements	1-14	579	2-34
Input Stage	1-14		
Second Stage	1-14		
Base Circuit Functions	1-16		
Schmitt Trigger Circuits	1-17		
Discrete Component Circuits	1-22		
2. INTEGRATED CIRCUIT PACKAGE CONFIGURATIONS		3. DISCRETE COMPONENT CIRCUIT DESCRIPTIONS	
Integrated Circuit Index	2-1/2-2	Effectivity Index	3-1/3-2
Circuit Type		FAG-Gated Amplifier	3-3
140	2-3	FAF-Amplifier	3-4
140S	2-3	FAG-Controlled Voltage Source	3-6
141	2-4	FAH-Voltage Switch	3-7
143	2-5	FBH-Voltage Switch	3-8
143S	2-5	GJB-Gated Analog Clamp	3-9
144	2-6	GJC-Multiple Gate Analog Clamp	3-11
145	2-7	GJF-Low Pass Filter & Amplifier	3-12
146	2-8	GJK-Low Pass Filter & Amplifier	3-14
147	2-9	GKA-Level Translator	3-16
149H	2-10	GKB-Digital to Analog Converter	3-16
158	2-11	GKC-Level Translator	3-18
159	2-13	GKD-Digital to Analog Converter	3-19
161	2-15	GKF-Digital to Analog Converter	3-21
		HAK-Differential Low Pass Filter	3-23
		HAK-Amplifier	3-24
		HAL/HAM-Summing Amplifier	3-26
		HAN-Peak Holding Amplifier	3-28
		HAP-AGC Amplifier	3-30
		HAQ-Differentiator/Amplifier	3-32

HAR-Differential Amplifier	3-34	UC-Delay	3-106
HAS/HAT-Amplifier	3-36	UEB-Delay	3-107
HAU-Buffer Amplifier	3-37	VAF-Level Shifter	3-108
HAV-Averaging Amplifier	3-38	VHI-Relay Driver	3-110
HAW-Summing Rectifier	3-40	VHJ-Level Translator	3-111
HAX-Summing Rectifier	3-42	VHK-Integrating Level Translator	3-112
HBA-Rectifier	3-44	VHL-AND Gate	3-113
HBB-Rectifier	3-46	VHM-Fault Detector	3-114
HBD-Buffer Amplifier	3-48	VHP-Erase Current Driver	3-115
HBE-Rectifier	3-50	VHQ-Level Translator	3-117
HBI-Amplifier	3-52	VHR-Time Constant Switch	3-118
HBJ-Buffer Amplifier	3-53	VKK-Relay Driver	3-120
HCA-Differential Amplifier	3-54	VKM-AND Gate	3-121
HCB-Differential Amplifier	3-55	VKN-Two Input AND Gate	3-122
HCE-Buffer Amplifier	3-56	XAF-Pulse Former	3-123
HCF-Buffer Amplifier	3-57	XAG-Pulse Generator	3-125
HCK-Voltage Follower	3-58	XAH-Delay	3-127
HCL-Integrating Amplifier	3-59		
HCP-Low Pass Filter	3-60	4. CARD DIAGRAMS	
HCQ-Filter and Amplifier	3-62	Head Connector and Preamp	4-1
HCU-AGC Amplifier	3-64	DZPN-Head Connector and Preamp	4-2, 3
HJD-Amplifier/Level Translator	3-66	Track Servo Preamp	4-4
HJE-Level Translator	3-67	AAFV-Channel I/O and Cable Interlock	4-6
ICB-Lamp Driver	3-68	AAHV-Head (Odd-Even) Coding	4-8
ICC-Lamp Driver	3-69	1AJV-9 Bit Multiplexer	4-9
JAG-Write Driver	3-70	1ALV-Select, Reserve, Start-Up	4-10
JAK-AGC Amplifier	3-72	1APV-Mean Baseline Generator	4-11
JAM-Auto Null Circuit	3-73	2AQV-Buffer Amplifier	4-13
LCF-Transmitter	3-74	1ARV-Read Recovery PLO	4-14
MAF/MAH-Voltage Controlled Oscillator	3-76	1ASV-Data Separator	4-16
QDE-Speed Detector	3-79	1ATV-Head and Channel Selector	4-19
QEH-Voltage Checker	3-81	AAUV-Write, Erase, and Fault	4-21
QEJ-Voltage Checker	3-83	1AVV-Read Amplifier	4-25
QEK-Switch Receiver	3-85	2BBV-Index Detector	4-29
QEL-Symmetry Restored	3-87	ABPV-Write Oscillator	4-31
QEM-Voltage Follower	3-89	2BPV-Write Oscillator	4-35
QGD-Function Generator	3-90	ECGV-Track Servo Voltage Generator	4-39
RCB-Switch Receiver	3-92	JCGV-Servo Track Voltage Generator	4-41
SAA-Bipolar Current Buffer	3-94	KCGV-Servo Track Voltage Generator	4-42, 1
SCC-Low Pass Filter & Amplifier	3-95	OCSV-D/A Converter	4-43
SCD-Voltage Comparator	3-97	3CTV-Velocity and Desired Velocity Function	4-45
SCE-Summing Ladder	3-98	CCUV-Coarse and Fine Summing Amp	4-47
SCG-Buffer Amplifier	3-99	1CVV-Power Amplifier/Preamplifier	4-49
SCL-Terminator/Divider	3-100	2CVV-Power Amplifier/Preamplifier	4-50
SCM-Divider Network	3-102	AEGV-Offset Control	4-51
SCN-Frequency Control Network	3-104	AEHV-Index Error	4-52
UBD/UBE/UBF/UBH-Delay	3-105	AEJV-806 PLO	4-53
		3EJV-806 PLO	4-55

3EQV-Parity Error Cover Latch	4-57	AHEV-Carriage Offset	4-156
AERV-Operator Interface	4-59	AHNV-Data Separator	4-158
3ERV-Operator Interface	4-60.3	AHPV-Phase Lock Oscillator	4-160
2ESV-Sector Counter/Register	4-62	1HQV-Write Compensation	4-162
2ETV-Function Decode 2 and Channel Select	4-65	3JCV-Power Interrupt	4-164
2EUV-Function Decode 1	4-67	3JLV-Device Clock & Fault Gating	4-166
2EVV-Multiplexer	4-69	3JMV-Diagnostic and Offset	4-169
1FCV-806 kHz Oscillator	4-71	3JNV-Index/Sector	4-172
2FEV-Motor Enable and On Line Clear	4-73	3JPV-Dialog	4-175
AFJV-Data Latch	4-74	3JQV-Miscellaneous	4-179
1FLV-AGC Amplifier	4-76	3JRV-Serializer/Deserializer	4-182
2FLV-AGC Amplifier	4-79	3JSV-Receiver/Transmitter	4-185
2FMV-Level Detector	4-82	2JYV-Absolute Addressing	4-190
2FNV-Differentiator and Amplifier	4-85	3PBV-Lamp/Relay Driver	4-194
DFPV-Write Driver and Fault Circuit	4-87	AQZV-Voltage Fault Detect & Address Control	4-196
FFPV-Write Driver and Fault Circuit	4-90	BQZV-Voltage Fault Detect & Address Control	4-198
CFRV-Fine Servo Decoder	4-92.1	1RCV-Receiver	4-200
2FRV-Fine Servo Decoder	4-93	3RLV-Receiver	4-201
3FRV-Fine Servo Decoder	4-97	ARWV-Receivers	4-202
BFSV-Head Alignment	4-100.1	BSAV-Switch Receiver	4-204
CFSV-Head Alignment	4-100.5	1TCV-Transmitter	4-206
EFSV-Head Alignment	4-100.9	2TLV-Transmitter	4-207
3FTV-Data Clock-Transmitter & Receiver	4-101	3TWV-I/O Transmitters	4-208
AFUV-Index Detector and Sector Generator	4-103	1UCV-Speed Detector	4-210
CFUV-Index and Sector Generator	4-106	OWAV/1WAV-Ten Bit Counter	4-212
2FVV-Fine, EOT Enable & Offset Control	4-109	1WBV-Four Bit Input Steering	4-213
1FWV-Access Control	4-112	0WCV-9 Bit Comparator	4-214
2FZV-R/W/E Enable and Fault Detect	4-114	0WDV-Fault Register	4-215
3GJV-CE Alignment Delay	4-116	GWEV-R/W/E Enable & Fault Detection	4-216
2GKV-Static Diagnostic	4-118	0WGV-Unit Reserve	4-217
2GLV-Motor Control and Speed Detection	4-122	1WGV-Unit Reserve	4-218
2GNV-State Latches	4-125	2WGV-Dual Channel Reserve	4-219
2GPV-Monitor Latch and Control	4-127	1WHV-Latency	4-220
2GSV-Intr/Reset and Parity Generator	4-130	1WJV-Sector/Index Separator	4-221
2GTV-Fault Detection	4-133	1WMV-Buffer	4-222
3GTV-Fault Detection	4-136	AWMV-Buffer	4-223
2GUV-Seek Control	4-139	2WWV-Multiplexer	4-224
2GVV-Tag Decode	4-141	0WYV-Counter Control	4-227
2GWV-Sector Counter and Register	4-144	BWZV-Difference Counter, Odd/Even and Slope	4-229
2GXV-Input Steering	4-147	DWZV-Difference Counter, Odd/Even and Slope	4-231
2GYV-Bus Parity and Lap Decode	4-150		
2GZV-Head Register Decode	4-152		
1HAV-Triple 4-Bit Multiplexer	4-155		

FIGURES

1-1 Wire Wrap Board Assembly	1-2	1-6 Integrated Circuit	1-13
1-2 Logic Card Detail	1-4	1-7 Simplified Op Amp Circuit	1-15
1-3 Inversion Conventions	1-6	1-8 Op Amp Circuit Functions	1-18
1-4 Common Control Block	1-11	1-9 Op Amp Used as a Schmitt Trigger	1-21
1-5 Wired Functions	1-12	1-10 Discrete Component Circuit	1-23

SECTION 1

INTRODUCTION

MAINTENANCE AIDS

GENERAL

Section 1 contains information on logic symbology, operational amplifiers, integrated circuit package configuration, discrete component descriptions and logic card diagrams.

The logic used in this device consists of two styles of circuits: discrete component and integrated circuits. Discrete component circuits contain individually identifiable resistors, capacitors, transistors, etc.

Standard logic levels used are: "1" = +3 volts and "0" = 0 volts. All signals are named for their function when a "1". For non-standard logic levels or analog signal voltages, refer to applicable circuit description.

BACK PANEL

The Back Panel consists of the logic board wire wrap assembly and guiding piece parts for the logic cards.

Logic cards are plugged into the logic board wire wrap assembly. Guide rails connected to perpendicular panels guide the cards into place and restrict horizontal or vertical movement.

Wire wrap pins extend through the back panel. The logic cards mate with these pins on one side of the back panel. On the other side, the "wire wrap" side, wiring interconnects the logic functions between cards. This wiring is secured to the pins by the wire wrap technique. These pins also provide convenient test points for monitoring logic levels of all signals entering and leaving each card.

The wire wrap surface of the logic board wire wrap assembly contains wire wrap pin identification (Figure 1-1). Logic cards are designated by horizontal row (A, B, C, or D) and vertical column (1 through 30). Wire wrap pins are then called out by pin number and column A or B. For example, A8-12B is the back panel pin at logic row A, position 8, pin 12 of column B.

JA80 through JA85 and JA90 through JA95 are auxiliary connectors used to interface logic cards with maintenance panel, I/O connectors, etc. Pin identification is by pin number (1 through 14) and row (A or B). (JA80-5A is auxiliary connector JA80, pin 5, row A).

LOGIC CARDS

PHYSICAL DESCRIPTION


All components of the logic cards (Figure 1-2) are mounted on one side of a printed circuit board (PCB). Two sizes of PCB are used. The 6.075 x 2.3 inch PCB is called the half-size card (plugs into one logic row). The 6.075 x 4.85 inch PCB is the full-size card. The latter card spans two rows of the logic chassis.

Numerical designators (1 through 99) are etched on the non-component side of the board identify each transistor. A 4-character alpha-numeric designator is etched on the non-component side of the board to identify the card type. A matrix code (alphanumeric) also appears on this side. Non-amplifying components such as integrated circuits, resistors, capacitors, diodes, etc., are not marked.

PIN ASSIGNMENTS

Half-size cards are equipped with a 28-pin (sockets) connector, while the full-size card contains a 62-pin connector. Connectors are mounted along the shorter dimension on the component side of the board.

The pins of each card connector are arranged in two columns (A and B) and are numbered from the top starting with pin 1 and continuing through pin 14 on the half-size card. The pins of the full-size card are numbered 1 through 34, however pins 18A, 18B, 19A, 19B, 20A, and 20B are omitted.



NOTES:

- ① INTEGRATED CIRCUIT LOCATED AT BOARD MATRIX D2
2. ON LOGIC DRAWINGS, CARD PINS AND MATRIX LOCATIONS, ARE PRECEDED BY 3 DIGITS THAT IDENTIFY LOCATION OF CARD IN LOGIC CHASSIS (A23, POSITION 23 IN CHASSIS ROW A)
- ③ PINS 18, 19, 20, (A AND B) NOT PRESENT

676

Figure 1-2. Logic Card Detail



The logic chassis wire wrap surface (side opposite surface where cards are installed) contains wire wrap pin identification information adjacent to each chassis row. Wire wrap pins are numbered 1 through 17 in each chassis row. When a full-size card (spans two logic rows) is installed in the logic chassis, card connector pins (sockets) 1A and 1B mate with wire wrap pins 1A and 1B of the upper row, while card connector pins 21A and 21B mate with wire wrap pins 1A and 1B of the row immediately below. The logic diagrams for this unit show connections in terms of wire wrap pins.

TEST POINTS

Test points are located near the edge of the card opposite the connector and in other strategic places on the component side of the board. Test points are identified alphanumerically starting with A on the top, outer edge. Test points A and Z are available for ground reference on full-size cards. Only test point Z is available for ground reference on half-size cards.

LOGIC SYMBOLOLOGY

INPUT/OUTPUT STATE INDICATORS


Input/output state indicators are the polarity indicator () and the logic negation indicator ().

The input polarity indicator indicates the most negative potential is required to satisfy the logic function represented by the qualifying symbol. The output polarity indicator indicates the most negative potential is present at the output when the logic function is satisfied. The absence of the polarity indicator indicates the most positive potential is present.


The logic negation indicator is a small circle located at the origin or termination of a signal line, and tangent to a logic symbol. The presence or absence of this indicator tells the conditions that are necessary to satisfy the function of the logic symbol. The presence of the circle indicates a "0" logic level on that line is needed to satisfy the function. The absence of the circle represents a logical "1" as needed to satisfy the function.

The relative level indicator depicts the occurrence of inversion. Figure 1-3 shows some representative examples of the relative level indicator being used in this manner.

NON-INVERTING



INVERTING



677

Figure 1-3. Inversion Conventions




DYNAMIC INDICATOR

The presence of a dynamic indicator (\triangleright) just inside a symbol indicates the inputs are gated (satisfied) with the dynamic positive-going transition of the input line to the state shown. A logic negation indicator (circle) accompanying the dynamic indicator signifies that a negative-going transition is required to gate in the inputs. Absence of the dynamic indicator indicates the inputs are gated (satisfied) with the static state of the input line.

SIGNAL LINE INDICATORS

Non-Standard Levels



Some signal line indicators indicate non-standard levels on input/output lines. These signal line indicators are as follows:

	non-standard logic levels
	analog or non-logic levels
	variable control

Absence of these indicators shown above indicates a standard logic level.



Inhibit

The inhibit line indicates gating of the logic function will be inhibited whenever the line is at the level indicated by the logic negation indicator. Inhibit line symbols are as follows:

	with logic negation indicator
	without logic negation indicator

Miscellaneous

Other signal line indicators are as follows:





	test point
	twisted pair

FUNCTION SYMBOLS

Circuit function symbols for discrete components and integrated circuits are as follows:

1	OR gate or inverter
8	AND gate

\neq	exclusive OR
\triangleright	amplifier (with or without gain)
\triangleright	amplifier with adjustable gain
$\Sigma \triangleright$	summing amplifier
$\int \triangleright$	integrating amplifier
$\partial \triangleright$	differentiating amplifier
X/\triangleright	digital to analog conversion
X/\triangleright	digital to analog conversion with adjustable gain
\triangleright/Y	analog to digital conversion
$\triangleright X/Y$	amplifying level translator (gain noted outside box)
$ \triangleright $	positive analog rectifier (symbol preceded by a minus sign if negative rectification is used)
$\Sigma X/\triangleright$	analog summation of digital inputs. Reference voltage outside box indicates output signal level resulting when specified input(s) are negated
$\triangleright \square Y$	Schmitt trigger
$\times \triangleright$	saturable, non-linear, gain controlled amplifier
$F \triangleright$	function generator
$n \triangleright$	active bandpass filter
n	bandpass or resonant circuit

$X \rightarrow Y$	coder
X/Y	Level conversion - transmission line to logic level, switch state (ground or open) to logic level, logic level to power output (to drive lamp, relay, solenoid, etc.)
$\int X/Y$	integrating level translator
$X/Y \int$	variable gain source amplifier
$\int X \square Y$	switch receiver with integrating of digital signal and hysteresis
$1 \square$	retriggerable multivibrator (single shot)
$\square \int$	voltage controlled, free running multivibrator
$>50 \text{ Hz}$	frequency sensor
000	odd parity generator
00	even parity generator
$1^1 \text{ --- } 1^2$	symmetry restoration circuit
	ones delay - when input changes to a "1" a 200 nsec delay occurs before the "1" is passed on
	zeros delay - when input changes to a "0" a 30 nsec delay occurs before the "0" is passed on
	$0 \rightarrow 1$ is not delayed. $1 \rightarrow 0$ delayed by 35 nsec
	both transistors are delayed by 35 nsec.

INPUT/OUTPUT DESIGNATORS

Inputs are individually identified as necessary by an input designator inside the symbol block and adjacent to the left side following all prefixes indicating dependency. These input designators follow:

R	reset or clear
S	set
G	gating type input that affects other inputs or outputs
J	J input of J-K flip-flop
K	K input of J-K flip-flop
Z	used to link gating (clock) input of control block to J and K inputs of J-K flip flops
T	toggle or complement input
D	data input of D-type flip-flops
C	a gating (clock input for D-type flip-flops
→	shift right (or down)
←	shift left (or up)
+1	increase contents by one (count up)
-1	decrease contents by one (count down)
]OR[indicates grouped inputs that maintain a fixed relationship in states and always change together

- 1, 2, 4, 8 indicates relative weighting of inputs or outputs in codes. They may be consecutive, binary, decimal representation of binary values, etc.
- A, B, C, ETC. when two or more of these are used together in inputs to a symbol, it indicates individual signals or individual groups of signals to be identified for further operations such as arithmetic functions

Certain input designators (C and G) may also be used as prefixes to other input designators, but not to each other, C and G indicate dependency of every designator, such as D, they prefix, and are referred to as dependency notation. For example, CD indicates that the input is gated to a D-type flip-flop only when the C input is active. Gate dependent inputs (G) may be distinguished from each other by 1, 2, etc. following the G. Where more than a single G term is involved, commas are used to separate the numbers. Clock dependent inputs for loading data are denoted by a "C". Different C inputs are distinguished by a number following the C.

COMMON CONTROL BLOCK

Signals entering the common control block (Figure 1-4) are common to more than one section of the circuit. The neck of the common control block abuts the top or bottom of the sections it controls. Input designators may include C, G, R, \rightarrow , \leftarrow , +1, -1, plus select lines with or without decoding.





Figure 1-4. Common Control Block

WIRED FUNCTIONS

The logical representation for wired functions is shown in Figure 1-5. These functions are used where circuits have the capability of being combined as an OR function by having the outputs connected. This is simply a physical connection and no electrical or electronic components are involved. The logical interpretation of a wired OR function simply requires that one of the inputs be a logic "0" before the output can be a logic "0". The wired AND output will be a logic "1" only when both inputs are logic "1's".




6710

Figure 1-5. Wired Functions

INTEGRATED CIRCUITS

Figure 1-6 shows the schematic version (as shown on card schematic diagram) and the logical representation (as shown on logic diagrams) for the same representative integrated circuit.

Referring to Figure 1-6 it is apparent that the two versions are essentially the same. Both views identify pin numbers, the function symbol, and the CDC element number for the circuit. Refer to Section 2 for manufacturer's information on the various element numbers. One line of information appears on the logic version that does not appear on the schematic block. This is the logic term designator which identifies this term on a logic drawing. No other logic term has the same term designator as another term.



8784

Figure 1-6. Integrated Circuit

The last item of information regarding these two representations involves the location code which borrows part of the schematic symbols reference designator. In the reference designator (U-A4B), the U specifies a non-amplifying integrated circuit, the A4 is the circuits board matrix location for the package, and the B indicates the section of the package. (A 140 package is a four section package. Each section is a separate circuit. Sections are identified A through D.) The location code (on logic drawings) borrows the matrix location and additionally specifies the location of the card in the logic chassis: position 5 of row B.

OPERATIONAL AMPLIFIERS

INTRODUCTION

The operational amplifier (op amp) is a high-gain integrated circuit that can amplify signals ranging in frequency from dc to its upper frequency limit, which may be more than one megahertz. It is used extensively in the drive as a linear amplifier of servo analog signals. Because of its versatility, however, it has multiple applications.

The op amp approaches the following characteristics of an ideal amplifier:

1. Infinite voltage gain.
2. Infinite input resistance.
3. Zero output resistance.
4. Zero offset: output is zero when input is zero.
5. High bandwidth frequency response.

BASIC CIRCUIT ELEMENTS

Figure 1-7 is a highly simplified schematic of a typical op amp with its basic feedback network. Detailed circuit analysis information may be obtained by referring to the manuals prepared by the applicable manufacturers.


INPUT STAGE

All op amps utilize a differential amplifier in the input stage. This circuit may be relatively simple, as shown, or may consist of multiple circuits with FETs or Darlington-connected transistors. The advantage of this type of amplifier is that it amplifies the difference between the two input signals. For example, if 10 millivolts are applied to the non-inverting input while 9 millivolts are applied to the inverting input, the extra 1 millivolt difference is amplified. The amplification, which may be a voltage gain of up to 100,000, is linear until the op amp saturates or until increasing frequency causes rolloff.

If the same input is applied to both input terminals, the signal is referred to as the "common-mode" input signal. In the preceding example, the 9 mv are the common-mode input, while 1 mv is the differential input. In the ideal op amp, the output is zero with identical inputs. Only the difference (1 mv) is amplified. Since the common-mode input is not amplified, signals common to both, such as noise and hum, are cancelled.

SECOND STAGE

Not all op amps have a second stage. If used, however, it may contain additional amplification and level shifting.



NOTES; ① TO COMMON CONSTANT-CURRENT SOURCE.

② NOT APPLICABLE TO ALL TYPES.
REFER TO MANUFACTURER'S DATA SHEET.

③ FOR BALANCED INPUT IMPEDANCE,

$$R3 = \frac{R1 R2}{R1 + R2}$$

7J133

Figure 1-7. Simplified Op Amp Schematic

BASIC CIRCUIT FUNCTIONS (FIGURE 1-7)

Resistors R1 and R2 provide degenerative feedback to control the overall gain of the circuit. As long as the ratio of R2/R1 is low compared to the open loop gain at the operating frequency, circuit gain is independent of the characteristics of the specific op amp.

Rapid analysis of this circuit is possible if two basic principles of op amps are assumed:

1. Insignificant current flows into either input terminal; it can be assumed to be zero.
2. The differential voltage (V3) is insignificant and can be assumed to be zero.

Rule #1 may be presumed since the input impedance is very high. As a result, all current I1) entering the summing point must leave it (I2). These currents are:

$$I1 = V1/R1$$

$$I2 = -V4/R2$$

The minus (-V4) indicates that the output is the inversion of the input. Since no current flows into the op amp, I1 must be equal to I2. By Ohms Law:

$$V4/V1 = -R2/R1 \text{ or } V4 = -V1(R2/R1)$$

Therefore, the output is simply the ratio of R2/R1. This linear output/input relationship holds true as long as the input (V1) is not of sufficient amplitude to saturate the op amp.

Resistor R2 is frequently shunted by a capacitor. This controls the roll-off characteristics of the circuit where the full op amp bandwidth is not required. The effective feedback to the input is the resistance of R2 in parallel with the capacitive reactance of C1. Capacitive reactance decreases as frequency increases. Therefore, as frequency increases, the effective impedance of R2-C1 decreases to reduce overall gain.

If C1 is large enough, its charging time becomes more of a factor. The output cannot react as fast as the input may change. This is the integrating or low pass function. For example, doubling the frequency halves the gain. The output is the mathematical integral of the input when the effects of C1 predominate over the effects of R2. Thus, if the input voltage is proportional to velocity, the output is proportional to distance.

Since there is actually a slight current (measured in nanoamperes) entering the differential stage, the difference or unbalance between the two input currents would be amplified. This results in an error known as dc offset, that is, the output would be non-zero with a zero common-mode input. If, however, the currents are made to be equal, that is, they see equal input impedances, they are common-mode and are cancelled. Resistor R3 is selected to balance out the offset voltage and current by making the impedance to ground of the two inputs equal.

Rule #2 holds true as long as feedback is provided by R2 or its equivalent. As long as the amplifier is not saturated, it will adjust its output voltage to maintain the differential voltage V3 at zero. Therefore, the summing point is at V2. Since V2 is usually at ground potential, the summing point is also at ground. This is a "virtual" ground, that is, it is at ground potential even though there is no connection between this point and true ground. If the summing point is monitored with an oscilloscope, little or no signal can be observed.

Typical op amp circuit functions are illustrated in Figure 1-8.


SCHMITT TRIGGER CIRCUITS

Operational amplifiers can also be connected in the Schmitt trigger configuration (Figure 1-9). Note that the degenerative feedback path is not provided. It is replaced by a regenerative feedback path. This is the open loop configuration; if the voltage at the non-inverting input is greater than the voltage at the inverting input, the output is saturated at its most positive value. Reversing the inputs causes the circuit to slew (change) at its maximum possible rate to saturate negatively.


All Schmitt triggers have hysteresis. Hysteresis is supplied by regenerative feedback from the output to the non-inverting input.

CIRCUIT TYPE

SYMBOL

OUTPUT ^①INVERTING
AMP

$$V_{OUT} = - \frac{R_2}{R_1} V_{IN}$$


INVERTING
AMP WITH
REFERENCE
VOLTAGE

$$V_{OUT} = V_{REF} + \frac{R_2 (V_{REF} - V_{IN})}{R_1}$$


OBSERVE ALGEBRAIC SIGNS
IF COMPUTING

$$V_{OUT} = 0 \text{ IF } V_{IN} = V_{REF}$$


$$V_{REF} = \pm V \left(\frac{R_3}{R_3 + R_4} \right)$$

NON
INVERTING
AMPLIFIER

$$V_{OUT} = \frac{V_{IN} (R_1 + R_2)}{R_1}$$

SUMMING
AMPLIFIER

$$V_{OUT} = - \left[\frac{R_2}{R_1} (V_1 + V_2 + V_3) \right]$$

INVERTING
AMPLIFIER
WITH OUTPUT
LIMITING

$$V_{OUT} = - \frac{R_2}{R_1} V_{IN}$$

$$\text{IF } \pm V_{OUT} \leq V_Z$$

NOTE:


① MINUS SIGN (-) INDICATES THAT OUTPUT IS INVERTED.

7J91-1

Figure 1-8. Op Amp Circuit Functions (Sheet 1 of 3)

CIRCUIT TYPE


SYMBOL

OUTPUT^①INTEGRATING
AMPLIFIER

$$V_{OUT} = -\frac{1}{R_1 C} \int V_{IN} dt$$

IF V_{IN} IS CONSTANT,


$$V_O = -\frac{V_{IN} \times \text{TIME}}{R_1 C}$$

INTEGRATING
AMPLIFIER CONTROLLED
BY P-CHANNEL
JFET(A) IF V_A IS 0V


$$V_{OUT} = 0V$$

(B) IF V_A IS +14V

$$V_{OUT} = -\frac{1}{R_1 C} \int V_{IN} dt$$

DIFFERENTIAL
AMPLIFIER

$$V_{OUT} = \frac{R_2 (V_2 - V_1)}{R_1}$$

VOLTAGE
FOLLOWER

$$V_{OUT} = V_{IN}$$

NOTES:

① MINUS SIGN(-) INDICATES THAT OUTPUT IS INVERTED.

② R_2 USED TO PROVIDE DC FEEDBACK TO KEEP OUTPUT SYMMETRICAL ABOUT GROUND.


7J91-2

Figure 1-8. Op Amp Circuit Functions (Sheet 2 of 3)


CIRCUIT TYPE

SYMBOL


FUNCTION

OPEN LOOP
(COMPARATOR)


$$\begin{aligned} V_{OUT} &= +V_{SAT}^{(1)} \text{ IF } V_1 < V_2 \\ V_{OUT} &= 0V \text{ IF } V_1 = V_2 \\ V_{OUT} &= -V_{SAT}^{(1)} \text{ IF } V_1 > V_2 \end{aligned}$$

SATURABLE
COMPARATOR

$$\begin{aligned} V_{OUT} &= +V_{SAT}^{(1)} \text{ IF } V_1 < V_2 \\ V_{OUT} &= 0V \text{ IF } V_1 = V_2 \\ V_{OUT} &= V_2 \text{ IF } V_1 > V_2 \end{aligned}$$

SATURABLE
COMPARATOR

$$\begin{aligned} V_{OUT} &= V_2 \text{ IF } V_1 < V_2 \\ V_{OUT} &= 0V \text{ IF } V_1 = V_2 \\ V_{OUT} &= -V_{SAT}^{(1)} \text{ IF } V_1 > V_2 \end{aligned}$$

NONLINEAR
COMPARATOR

$$\begin{aligned} V_{OUT} &= V_Z \text{ IF } V_1 < V_2 \\ V_{OUT} &= 0V \text{ IF } V_1 = V_2 \\ V_{OUT} &= V_2 \text{ IF } V_1 > V_2 \end{aligned}$$

NOTE:

- ① V_{OUT} IS ACTUALLY PRODUCT OF $|V_1| - |V_2|$ X AMPLIFIER OPEN LOOP VOLTAGE GAIN (A_V). $A_V \approx 10,000$. V_{OUT} CANNOT ACTUALLY EXCEED THE SATURATION VOLTAGE (V_{SAT}), WHICH IS ABOUT 2 VOLTS LESS THAN THE SUPPLY VOLTAGE.

7J91-3

Figure 1-8. Op Amp Circuit Functions (Sheet 3 of 3)




Figure 1-9. Op Amp used as a Schmitt Trigger

Consider A376 of Figure 1-9. Assume the voltage at A is zero. A voltage divider network (not shown) sets point B at +1.28V. Without feedback and, since the non-inverting input is more positive than the inverting input, the output is saturated positively.

As the input A goes more positive, the output does not change until A equals B (+1.28V). The differential voltage is then zero, so the output starts to switch to a zero-volt output. However, there is now a path from Y to B; the B input becomes less positive than the A input. The output very quickly saturates negatively.

With about -14V available at Y, the voltage at B is reduced to +1.10V. The input must now swing to less than +1.10V for the output to change its state back to positive saturation.

The remaining circuits work in a similar manner.

DISCRETE COMPONENT CIRCUITS

Figure 1-10 shows a schematic (as shown on card schematic diagram) and the logical representation (as shown on logic diagrams) for the same theoretical discrete component circuit. Four lines of information are contained within the logic symbol. The top line is the function symbol and designates the board logic function of that particular symbol. In this case, represents an amplifier, the logic function performed by the circuit. The third line, also an alphabetic code, designates the circuit type being used (HAB). The circuit type is a subdivision of the function identifier (specifically a high level amplifier). By using the circuit type designator, detailed information on that particular circuit may be obtained by referring to Section 3.

The second line within the symbol is used to differentiate that particular symbol from similar symbols that appear on the logic diagram. It is called the logic term and consists of a one-letter prefix and an assigned identification number (in this case, A705).

The numbers on the input lines to the symbol indicate which transistor is driven by that input line. For example, the upper input has a number 22 on its line, showing that it drives transistor number 22 (i. e., Q22 on the card schematic diagram).




Figure 1-10. Discrete Component Circuit

The output lines also have numbers associated with them. These numbers indicate which transistor directly feeds the output line. For example, the lower output line has a number 40 above it, indicating that the output from transistor number 40 (Q40 on the card schematic diagram) drives the lower output line.

The lines on the interior of the logic block that bracket both inputs and both outputs show that the input lines and the output lines are differentials. The relative level indicators show that the amplifier does not invert the signal. Slashes on the inputs and outputs show that the signal levels are non-standard.

For schematic diagrams of discrete component circuits used in this device see Section 3. An analysis of circuit operation supports each circuit diagram. The order of presentation is in accordance with the 3-letter alphabetical circuit type designator.

SECTION 2

INTEGRATED CIRCUIT PACKAGE CONFIGURATIONS

INTEGRATED CIRCUIT INDEX				
CDC Circuit Type	CDC Part No.	MFGR **	MFGR's Part No.	Revision Date
139*	51657100	F	U5F771139X	9-29-72
140	51651900	F	9002	4-10-72
140S	50254600	T	74S00	4-10-72
141	50250700	F	9003	4-10-72
143	51639900	F	9009	4-10-72
143S	50254800	T	74S40	4-10-72
144	41523200	F	9001	4-10-72
145	51701900	F	9005	4-10-72
146	51701800	F	9016	4-10-72
147	50251900	F	9007	4-10-72
149H	50251800	M	3021	4-10-72
158	51761500	F	9316	4-10-72
159	51754700	F	9300	4-10-72
161	51718600	F	9601	4-10-72
162	50252900	T	75107	12-1-72
164H	50250900	M	3062	4-10-72
164S	50255000	T	74S113	4-10-72
166	50252200	F	9312	4-10-72
172H	50251600	M	3002	4-10-72
173H	50251700	M	3004	9-29-72
175H	50251500	M	3060	12-1-72
176	50252800	T	75110	4-10-72
182	50252000	T	74197	9-29-72
182	50252000	S	8291	9-29-72
188	51783900	F	9015	5-7-74
189	51784000	F	9322	4-10-72
191	95305700	F	9301	4-10-72
193	50254300	T	74123	12-1-72
195	15104300	F	9602	12-1-72
200	50254200	T	7406	9-29-72
208S	50254900	T	74S20	4-10-72
218	15107500	M	3003	5-7-74
300*	84667800	F	UB5770939X	9-29-72
301*	50251300	F	U5B7741393	9-29-72
304*	50254400	F	U5F7715393	9-29-72
307*	51753300	F	U5B771039X	9-29-72
308*	15106100	S	NE531	9-29-72
309*	95817600	RCA	CA3001	9-29-72
315*	15110800	RCA	CA3040	9-29-72
316*	15110900	N	LH0002CH	9-29-72
321S	15115400	TE	TSC4711	12-1-72
350*	50254100	M	MC1463R	9-29-72
351*	50254000	M	MC1469R	9-29-72
380*	50256900	RCA	RCA51258	9-29-72
502	15105400	T	74180	4-10-72
519	15104400	T	74174	12-1-72
521	36188100	T	7483	9-29-72
579	15106400	S	NE562	4-10-72
AMP-1*	11844900	CDC		9-29-72
AMP-2*	40132000	CDC		9-29-72


*Integrated circuit operational amplifiers (op-amps) are not considered field replaceable due to balancing problems and are not included within this section. Refer to Manufacturer's Data Handbook for op-amp circuit information.

**MFGR's

- F = Fairchild Semiconductors
- T = Texas Instruments
- M = Motorola Semiconductor Products, Inc.
- S = Signetics Corporation
- N = National Semiconductor
- TE = Transiltron Electronics



LOGIC SYMBOL





PACKAGE PIN CONFIGURATION

A	B	C
0	0	1
0	1	1
1	0	1
1	1	0

TRUTH TABLE
(FOR ONE GATE)

NOTES:

1. Symbol shown as it would appear on logic diagrams.
2. Symbol repeated for each gate.
3. Type 140 manufactured by Fairchild Semiconductors (P/N 9002) used for low speed applications.
4. Type 140S manufactured by Texas Instruments (P/N 74S00) used for high speed applications.




A	B	C	D
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0

**TRUTH TABLE
(FOR ONE GATE)**

NOTES:


1. Symbol shown as it would appear on logic diagrams.
2. Symbol repeated for each gate.
3. Type 141 manufactured by Fairchild Semiconductors (P/N 9003).



LOGIC SYMBOL

A	B	C	D	E
0	0	0	0	1
0	0	0	1	1
0	0	1	0	1
0	0	1	1	1
0	1	0	0	1
0	1	0	1	1
0	1	1	0	1
0	1	1	1	1
1	0	0	0	1
1	0	0	1	1
1	0	1	0	1
1	0	1	1	1
1	1	0	0	1
1	1	0	1	1
1	1	1	0	1
1	1	1	1	0


TRUTH TABLE
(FOR ONE GATE)



PACKAGE PIN CONFIGURATION

NOTES:

1. Symbol shown as it would appear on logic diagrams.
2. Symbol repeated for each gate.
3. Type 143 manufactured by Fairchild semiconductors (P/N 9009) used for low speed switching applications.
4. Type 143S manufactured by Texas Instruments (P/N 74S40) used for high speed switching applications.



* PIN 1 IS CONNECTED INTERNALLY TO BOTH INPUTS

J - J OUTPUT CONDITIONED BY LEADING EDGE OF DYNAMIC TOGGLE (6)


K - K OUTPUT CONDITIONED BY LEADING EDGE OF DYNAMIC TOGGLE (6)

G - GATE INPUT, HAS NO DIRECT EFFECT ON CIRCUIT, BUT MUST PRESENT BEFORE SIGNALS PRESENT ON INPUT(S) CAN BE TRANSFERRED TO OUTPUT(S)

S - SET INPUT, WHEN "0", FF IS SET REGARDLESS OF INPUTS AND GATE STATES

R - RESET(CLEAR) INPUT. WHEN "0", FF IS CLEARED REGARDLESS OF INPUTS AND GATE STATES


LOGIC SYMBOL



PACKAGE PIN CONFIGURATION

INPUTS		OUTPUTS BEFORE TOGGLE		OUTPUTS AFTER TOGGLE	
J	K	SET	CLEAR	SET	CLEAR
0	0	0	1	0	1
0	0	1	0	1	0
0	1	0	1	0	1
0	1	1	0	0	1
1	0	0	1	1	0
1	0	1	0	1	0
1	1	0	1	1	0
1	1	1	0	0	1



TRUTH TABLE



TIMING SEQUENCE

NOTES:

1. Symbol shown as it would appear on logic diagrams.
2. Type 144 manufactured by Fairchild Semiconductors (P/N 9001).




* PINS USED FOR
CONNECTING EXTENDERS

A	B	C	D	E
0	0	0	0	1
0	0	0	1	1
0	0	1	0	1
0	0	1	1	0
0	1	0	0	1
0	1	0	1	1
0	1	1	0	1
0	1	1	1	0
1	0	0	0	1
1	0	0	1	1
1	0	1	0	1
1	0	1	1	0
1	1	0	0	0
1	1	0	1	0
1	1	1	0	0
1	1	1	1	0


NOTES:

TRUTH TABLE

1. Symbol shown as it would appear on logic diagrams.
2. Type 145 manufactured by Fairchild Semiconductors (P/N 9005).



LOGIC SYMBOL





PACKAGE PIN CONFIGURATION



TIMING SEQUENCE

NOTES:

1. Symbol shown as it would appear on logic diagrams.
2. Symbol repeated for each gate.
3. Type 146 manufactured by Fairchild Semiconductors (P/N 9016).





A	B	H	J
1	0	0	0
0	1	1	0
0	0	0	1
1	1	1	0

TRUTH TABLE

NOTES:

1. Symbol shown as it would appear on logic diagrams.
2. Type 147 manufactured by Fairchild Semiconductors (P/N 9007).




A	B	C
0	0	0
0	1	1
1	0	1
1	1	0


TRUTH TABLE

NOTES:

1. Symbol shown as it would appear on logic diagrams.
2. Symbol repeated for each gate.
3. Type 149H manufactured by Motorola Semiconductor Products, Inc., (P/N 3021).



LOGIC SYMBOL




PIN(S)

FUNCTION

1	MASTER RESET (ACTIVE LOW) INPUT (CLEAR)
2	CLOCK ACTIVE HIGH GOING EDGE INPUT
3, 4, 5, 6	PARALLEL INPUTS
7	COUNT ENABLE PARALLEL INPUT
9	PARALLEL ENABLE (ACTIVE LOW) INPUT
10	COUNT ENABLE TRICKLE INPUT
11, 12, 13, 14	PARALLEL OUTPUTS
15	TERMINAL COUNT OUTPUT (CARRY)

PACKAGE PIN CONFIGURATION



(A) MODE SELECTION WITH POSITIVE - GOING CLOCK IS:

PINS 7 & 10	PIN 9	MODE
1	1	COUNT UP
0	1	NO CHANGE
1	0	PRESET
0	0	PRESET

(B) PIN 15 IS HIGH WHEN ALL OF THE FOLLOWING PINS ARE HIGH: 10, 11, 12, 13, AND 14.



(C) ILLUSTRATED ABOVE IS THE FOLLOWING:

1. CLEAR OUTPUTS TO ZERO
2. PRESET TO BINARY 12
3. COUNT TO 13, 14, 15, 0, 1 AND 2
4. INHIBIT

TIMING SEQUENCE


NOTES:

1. Symbol shown as it would appear on logic drawings.
2. Type 158 manufactured by Fairchild Semiconductors (P/N 9316).



PIN(S)	FUNCTION
1	MASTER RESET (ACTIVE LOW) INPUT (CLEAR)
2	FIRST STAGE J (ACTIVE HIGH) INPUT
3	FIRST STAGE K (ACTIVE LOW) INPUT
4, 5, 6, 7	PARALLEL INPUTS
9	PARALLEL ENABLE (ACTIVE LOW) INPUT (SHIFT/LOAD)
10	CLOCK (ACTIVE HIGH GOING EDGE) INPUT
11	COMPLEMENTARY LAST STAGE OUTPUT
12, 13, 14, 15	PARALLEL OUTPUTS

} SERIAL INPUTS



NOTES:


- Ⓐ DATA ENTERED INTO D-INPUT VIA PIN 4 BY PIN 9 LOW AND POSITIVE - GOING SIGNAL ON PIN 10.
- Ⓑ DATA ENTERED INTO JK(Z) INPUT BY PIN 9 HIGH AND POSITIVE - GOING SIGNAL ON PIN 10. PIN 4 INPUT INHIBITED BECAUSE OF PIN 9 HIGH. OUT IS THEN AS FOLLOWS:

INPUT PIN		OUTPUT PIN
2	3	15
0	0	0
0	1	NO CHANGE
1	0	TOGGLES
1	1	1


- Ⓒ DATA SHIFTS DOWN (PIN 15 — 14, ETC.) WITH CLOCK.
- TIMING SEQUENCE**

NOTES:


1. Symbol shown as it would appear on logic diagrams.
2. Type 159 manufactured by Fairchild Semiconductors, (P/N 9300).



LOGIC SYMBOL



PACKAGE PIN CONFIGURATION




TIMING SEQUENCE


* PULSE WIDTH
DETERMINED BY
RC TIMING NETWORK

NOTES:

1. Symbol shown as it would appear on logic diagrams, except for timing network.
2. Type 161 manufactured by Fairchild Semiconductors (P/N 9601).




TWISTED PAIR RECEIVER APPLICATION




162 DUAL DIFFERENTIAL RECEIVER USED AS A
SCHMITT TRIGGER WITH EXTERNAL FEEDBACK
NETWORKS AND FIXED BIAS ENABLING G1 AND
G2 STROBE INPUTS.


LOGIC SYMBOL



ANALOG TO DIGITAL
CONVERTER APPLICATION




PACKAGE PIN CONFIGURATION




PIN 4 IS LOW ONLY IF G1 AND G2 ARE HIGH
AND PIN 1 IS MORE NEGATIVE THAN PIN 2.
G2 IS COMMON TO BOTH CONVERTERS.

162 DIGITAL TO ANALOG CONVERTER APPLICATION




162 TWISTED PAIR RECEIVER APPLICATION




162 SCHMITT TRIGGER

NOTES:

1. Symbol shown as it would appear on logic diagrams.
2. Type 162 manufactured by Texas Instruments (P/N 75107).




PACKAGE PIN CONFIGURATION



LOGIC SYMBOL

INPUT		OUTPUT BEFORE G		OUTPUT AFTER G	
J	K	SET	CLEAR	SET	CLEAR
0	0	0	1	0	1
0	0	1	0	1	0
0	1	0	1	0	1
0	1	1	0	0	1
1	0	0	1	1	0
1	0	1	0	1	0
1	1	0	1	1	0
1	1	1	0	0	1


TRUTH TABLE




TIMING SEQUENCE

NOTES:

1. Symbol shown as it would appear on logic diagrams.
2. Symbol repeated for each flip-flop.
3. Type 164H manufactured by Motorola Semiconductor Products, Inc., (P/N 3062) used for low speed applications.
4. Type 164S manufactured by Texas Instruments (P/N 74S113) used for high speed applications.



PACKAGE PIN CONFIGURATION




LOGIC SYMBOL

COMMON SELECT PIN			INPUT PIN GATED TO OUTPUT PIN 15 [‡] (PIN 10 LOW)
13	12	11	
0	0	0	1
0	0	1	2
0	1	0	3
0	1	1	4
1	0	0	5
1	0	1	6
1	1	0	7
1	1	1	9

[‡] 1.) OUTPUT IS HIGH IF DATA INPUT IS HIGH.
 2.) OUTPUT IS LOW IF DATA INPUT IS LOW.
 3.) PIN 14 OUTPUT IS INVERSE OF PIN 15.
 4.) IF PIN 10 IS HIGH, PIN 15 IS LOW AND 14 IS HIGH (REGARDLESS OF SELECT/DATA INPUTS).

TRUTH TABLE




■ = DON'T CARE
CONDITION


TIMING SEQUENCE

NOTES:

1. Symbol shown as it would appear on logic diagrams.
2. Type 166 manufactured by Fairchild Semiconductors (P/N 9312).



LOGIC SYMBOL




PACKAGE PIN CONFIGURATION

A	B	C
0	0	1
1	0	0
0	1	0
1	1	0


TRUTH TABLE

NOTES:

1. Symbol shown as it would appear on logic diagrams.
2. Symbol repeated for each gate.
3. Type 172H manufactured by Motorola Semiconductor Products, Inc., (P/N 3002).



LOGIC SYMBOL




PACKAGE PIN CONFIGURATION

A	B	C
0	0	1
0	1	1
1	0	1
1	1	0


TRUTH TABLE

NOTES:


1. Symbol shown as it would appear on logic diagrams.
2. Symbol repeated for each gate.
3. Type 173H manufactured by Motorola Semiconductor Products, Inc., (P/N 3004).
4. The output of each gate is an open collector.



PACKAGE PIN CONFIGURATION




LOGIC SYMBOL




TIMING SEQUENCE

NOTES:

1. Symbol shown as it would appear on logic diagrams.
2. Symbol repeated for each flip-flop.
3. Type 175H manufactured by Motorola Semiconductor Products, Inc., (P/N 3060).




PACKAGE PIN CONFIGURATION



LOGIC SYMBOL

LOGIC INPUTS		INHIBITOR INPUTS		OUTPUTS	
1	2	3	10	12	13
1 or 0	1 or 0	1	1 or 0	1	1
1 or 0	1 or 0	1 or 0	0	0	1
0	1 or 0	1	1	0	1
1 or 0	0	1	1	0	0
1	1	1	1	1	0


TRUTH TABLE




TIMING SEQUENCE

NOTES:


1. Symbol shown as it would appear on logic diagrams.
2. Type 176 manufactured by Texas Instruments (P/N 75110).



OR




PACKAGE PIN CONFIGURATION




COUNT	OUTPUT			
	Q _D	Q _C	Q _B	Q _A
0	0	0	0	0
1	0	0	0	1
2	0	0	0	0
3	0	0	1	0
4	0	0	0	1
5	0	0	1	0
6	0	0	0	1
7	0	0	1	0
8	1	0	0	0
9	1	0	0	1
10	1	0	1	0
11	1	0	0	1
12	1	1	0	0
13	1	1	0	1
14	1	1	1	0
15	1	1	1	1

TRUTH TABLE




COUNTER APPLICATION



REGISTER APPLICATION

NOTES:


1. Symbol shown as it would appear on logic diagrams.
2. Type 182 manufactured by Texas Instruments (P/N 74197) or Signetics Corporation (P/N 8291).



LOGIC SYMBOL

A	B	C	D	E
0	0	0	0	1
0	0	0	1	0
0	0	1	0	0
0	0	1	1	0
0	1	0	0	0
0	1	0	1	0
0	1	1	0	0
0	1	1	1	0
1	0	0	0	0
1	0	0	1	0
1	0	1	0	0
1	0	1	1	0
1	1	0	0	0
1	1	0	1	0
1	1	1	0	0
1	1	1	1	0


TRUTH TABLE



PACKAGE PIN CONFIGURATION


NOTES:

1. Symbol shown as it would appear on logic diagram.
2. Type 188 manufactured by Fairchild Semiconductor (P/N 9015).



PIN	FUNCTION
1	COMMON SELECT INPUT
15	ENABLE (ACTIVE LOW) INPUT
2,3,5,6,10,11,13,14	MULTIPLEXER INPUTS (a,b,c,d)
4,7,9,12	MULTIPLEXER OUTPUTS (a,b,c,d)

PACKAGE PIN CONFIGURATION




LOGIC SYMBOL

15	1	3,6,13,10	2,5,14,11	4,7,12,9
1	*	*	*	*
0	0	*	1	1
0	0	*	0	0
0	1	1	*	1
0	1	0	*	0
* = NO EFFECT ON OUTPUT				

TRUTH TABLE


NOTES:

- Symbol shown as it would appear on logic diagram.
- Type 189 manufactured by Fairchild Semiconductors (P/N 9322).



PIN FUNCTION
 1,2,14,15 ADDRESS INPUTS
 3-7,9-13 OUTPUTS (ACTIVE LOW)


PACKAGE PIN CONFIGURATION



INPUT PIN				LO("0") OUTPUT PIN (OTHER OUTPUTS = "1")
2	1	14	15	
0	0	0	0	13
0	0	0	1	12
0	0	1	0	11
0	0	1	1	10
0	1	0	0	9
0	1	0	1	3
0	1	1	0	4
0	1	1	1	5
1	0	0	0	6
1	0	0	1	7
1	0	1	0	*
1	0	1	1	*
1	1	0	0	*
1	1	0	1	*
1	1	1	0	*
1	1	1	1	*

* ALL OUTPUTS ARE HIGH


TRUTH TABLE



TIMING SEQUENCE



NOTES:

1. Symbol shown as it would appear on logic diagrams.
2. Type 191 manufactured by Fairchild Semiconductors (P/N 9301).



PINS 6,7,14,15 ARE USED FOR EXTERNAL TIMING NETWORK

PACKAGE PIN CONFIGURATION




* PULSE DURATION IS A FUNCTION OF THE RC TIMING NETWORK

TIMING SEQUENCE


NOTES:

1. Symbol shown as it would appear on logic diagrams.
2. Type 193 manufactured by Texas Instruments (P/N 74123).




PINS 1, 2, 14, 15 ARE USED FOR EXTERNAL TIMING NETWORK

PACKAGE PIN CONFIGURATION



* μ SEC
PULSE DURATION

LOGIC SYMBOL




* PULSE DURATION IS A FUNCTION OF THE RC TIMING NETWORK


TIMING SEQUENCE

NOTES:

1. Symbol shown as it would appear on logic diagrams.
2. Type 195 manufactured by Fairchild Semiconductors (P/N 9602).



LOGIC SYMBOL




PACKAGE PIN CONFIGURATION




TIMING SEQUENCE

NOTES:

1. Symbol shown as it would appear on logic diagrams.
2. Symbol repeated for each gate.
3. Type 200 manufactured by Texas Instruments (P/N 7406).
4. The output of each gate is an open collector.



LOGIC SYMBOL





PACKAGE PIN CONFIGURATION

A	B	C	D	E
0	0	0	0	1
0	0	0	1	1
0	0	1	0	1
0	0	1	1	1
0	1	0	0	1
0	1	0	1	1
0	1	1	0	1
0	1	1	1	1
1	0	0	0	1
1	0	0	1	1
1	0	1	0	1
1	0	1	1	1
1	1	0	0	1
1	1	0	1	1
1	1	1	0	1
1	1	1	1	0

TRUTH TABLE

NOTES:

1. Symbol shown as it would appear on logic diagrams.
2. Symbol repeated for each NAND gate.
3. Type 208S manufactured by Texas Instruments (P/N 74S20).






A	B	C
0	0	0
0	1	1
1	0	1
1	1	1

TRUTH TABLE

NOTES:


1. Symbol shown as it would appear on logic diagram.
2. Type 218 manufactured by Motorola Semiconductor (P/N 3003).




The 321S is a dual comparator. Output (pin 10) is high when either pin 2 is at a lower potential than pin 3 and pin 13 is high, or pin 6 is at a lower potential than pin 5 and pin 9 is high.

NOTES:

1. Symbol shown as it would appear on logic diagrams.
2. Type 321S manufactured by Transiltron Electron (P/N TSC5711).



PACKAGE PIN CONFIGURATION






LOGIC SYMBOL

INPUTS		OUTPUTS	
Σ OF 1's AT PINS 1,2,8 THRU 13	PIN 3	PIN 4	PIN 5 PIN 6
EVEN	1	0	1 0
ODD	1	0	0 1
EVEN	0	1	0 1
ODD	0	1	1 0
EVEN OR ODD	1	1	0 0
EVEN OR ODD	0	0	1 1

TRUTH TABLE



NOTES:

1. Symbol shown as it would appear on logic diagrams.
2. Type 502 manufactured by Texas Instruments (P/N 74180).



NOTES:

1. Symbol shown as it would appear on logic diagrams.
2. Type 519 manufactured by Texas Instruments (P/N 74174).





The 521 circuit type is a 4-bit binary full adder. A is added to B with C (a carry) added in at the least significant digit.

Input conditions at A_1 , B_1 , A_2 , B_2 , and C_0 are used to determine outputs E_1 , E_2 , and the value of an internal carry C_2 (not shown). The values at C_2 , A_3 , B_3 , A_4 , and B_4 are then used to determine outputs E_3 , E_4 , and C_4 .

NOTES:

1. Symbol shown as it would appear on logic diagrams.
2. Type 521 manufactured by Teras Instruments (P/N 7483).



NOTES:


1. Symbol shown as it would appear on logic diagrams.
2. Type 579 manufactured by Signetics Corporation (P/N NE562).

SECTION 3

DISCRETE COMPONENT CIRCUIT DESCRIPTIONS

DISCRETE CIRCUIT EFFECTIVITY INDEX

Circuit Type	Revision Date	Circuit Type	Revision Date	Circuit Type	Revision Date
FAE	3-6-72	HBI	10-13-72	SCC	6-1-72
FAF	3-6-72	HBJ	10-13-72	SCD	3-6-72
FAG	4-20-72	HCA	3-6-72	SCE	4-20-72
FAH	9-29-72	HCB	3-6-72	SCG	6-12-72
FBH	9-29-72	HCE	3-6-72	SCL	6-12-72
GJB	3-6-72	HCF	3-6-72	SCM	3-6-72
GJC	3-6-72	HCK	3-6-72	SCN	3-6-72
GJF	3-6-72	HCL	3-6-72	UBD/E/F/H	9-29-72
GJK	6-1-72	HCP	3-6-72	UBG	3-6-72
GKA/GKB	3-6-72	HCQ	3-6-72	UC-	3-20-73
GKC	3-6-72	HCU	6-12-72	UEB	3-20-73
GKD	3-6-72	HJD	3-6-72	VAF	3-6-72
GKF	3-6-72	HJE	3-6-72	VHI	3-6-72
HAK	9-29-72	ICB	3-6-72	VHJ	3-6-72
HAL/HAM	3-6-72	ICC	3-6-72	VHK	3-6-72
HAN	3-6-72	JAG	9-29-72	VHL	4-20-72
HAP	4-20-72	JAK	9-29-72	VHM	3-6-72
HAQ	4-20-72	JAM	9-24-73	VHP	3-6-72
HAR	6-12-72	LCF	3-6-72	VHQ	3-6-72
HAS/HAT	3-6-72	MAF/MAH	6-1-72	VHR	3-6-72
HAU	3-6-72	QDE	3-6-72	VKK	3-20-73
HAV	3-6-72	QEH	3-6-72	VKN	3-6-72
HAW	3-6-72	QEJ	3-6-72	VKM	3-6-72
HAX	9-29-72	QEK	3-6-72	XAF	6-12-72
HBA	9-29-72	QEL	3-6-72	XAG	3-6-72
HBB	9-29-72	QEM	9-29-72	XAH	3-6-72
HBD	6-12-72	QGD	3-6-72		
HBE	9-29-72	RCB	3-6-72		
		SAA	12-1-72		






NOTE: VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.

7J10

GATED AMPLIFIER - FAE

The FAE circuit consists of two matched transistors acting as low level analog gates. Inputs A and B receive the output of differential windings of a read head. Output points D and E drive the input of a low level amplifier such as an FAF. The outputs are gated by input C. When point C is at -9 volts, QN and QP turn on enabling data to flow from points A and B to ~~D~~ and D respectively. At +20 volts on point C QN and OP turn off inhibiting the output.




NOTE:
VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY. 7J11

AMPLIFIER - FAF

The FAF circuit is a low level amplifier that amplifies analog read signals. Points A and B are typically connected to Gated Amplifiers which provides biasing for the common base input stage.

The amplifier consists of two stages, common base first stage (QN matched pair) and common emitter second stage (QR matched pair) with emitter follower outputs (QS and QT) for low output impedance. The gain of the first stage is dependent upon the signal source resistance and is approximately 9 with 9750 type heads as a signal source. The gain of the second stage is approximately 20, therefore, the overall amplifier gain is approximately 180.

DC feedback is provided by NR9, NR10, PR2 and QR1 to the base circuitry of the QN matched pair. This feedback helps to stabilize the DC operating points in the circuit. Capacitor NC1 provides a lower impedance path between bases of the input transistors which presents a low amplifier input impedance for AC signals over the passband of the amplifier.




NOTE: VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY. 7J12B

Controlled Voltage Source - FAG

The FAG circuit is a controlled voltage source providing a controlled voltage to Write Driver - JAG.

The circuit consists of an operational amplifier and a two transistor buffer extends the output current capability. The transistor buffer is included in the negative feed-back circuit to reduce the output voltage change due to temperature variation.

The output at B (V_B) is related to the two inputs V_R and A(V_A) by the following expression:
$$V_B = V_R \left(1 + \frac{XR2}{XR1} \right) - \frac{XR2}{XR1} V_A$$






NOTE.
VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY. 7J13

VOLTAGE SWITCH - FAH

The FAH circuit is a voltage switch which transfers a voltage at point A to point C when QN is turned on by the proper voltage condition at point B.

In a typical circuit the voltage at point A (V_a) is +12 volts. With 0 volts applied to point B ($V_b = 0$ volts), transistor QN turns on and point C goes to +12 volts ($V_c = +12$ volts). When point B is open (as when connected to an open collector IC that is turned off) QN will turn off and point C will be disconnected from point A and return to any quiescent potential in the circuit it is connected to.






NOTE:
VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.

7J114

VOLTAGE SWITCH - FBH

The FBH is a voltage switch which transfers a voltage at input B to output C when QP is turned on by the proper voltage condition at input A.

In a typical circuit the voltage at input B is +12 volts. With 0 volts applied to input A, transistor QP turns on and output C goes to +12 volts. When input B is open (as when connected to an open collector IC that is turned off) QP will turn off and output C will be disconnected from input B and return to any quiescent potential in the circuit it is connected to.



NOTE: VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.


6T132

GATED ANALOG CLAMP - GJB

The GJB circuit functions to turn QR (an N channel junction field effect transistor) on when a logical 0 is applied at input B and to turn QR off when a logical 1 is applied at input B.


In actual application input A is connected to the summing point of an operational amplifier and therefore is always at ground potential. Terminal C is connected to the output of the operational amplifier. When QR turns on, it presents a very low resistance feedback path to the operational amplifier thus forcing the gain of the amplifier toward zero. As a result the operational amplifier is essentially clamped to an output voltage of zero.

The on-off resistances of QR are 40 ohms and 50 megohms respectively.



IF ANY INPUT B EQUALS 0 VOLTS,
THE A TO C RESISTANCE EQUALS 40 OHMS.

IF ALL INPUT B'S EQUAL +3 VOLTS,
THE A TO C RESISTANCE EQUALS 50 MEGOHMS.



NOTE: VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.




0T133

MULTIPLE GATE ANALOG CLAMP - GJC

The GJC circuit functions to turn QQ (an N channel junction field effect transistor) on when a logical 0 is applied at any of the B inputs and to turn QQ off when all of the B inputs are at a logical 1.

In actual application input A is connected to the summing point of an operational amplifier and therefore is always at ground potential. Terminal C is connected to the output of the operation amplifier. When QQ turns on, it presents a very low resistance feed-back path to the operational amplifier thus forcing the gain of the amplifier toward zero. As a result the operational amplifier is essentially clamped to an output voltage of zero.

The on-off resistances of QQ are 40 ohms and 50 megohms respectively.



NOTE: VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.

7855


LOW PASS FILTER AND AMPLIFIER – GJF

The GJF circuit consists of a bidirectional current pump, a filter, and a level shifter. The circuit converts TTL input signals from a comparator circuit and integrates these signals to produce a dc voltage level at TPC. Because of the phase locked oscillator closed loop, the current pump drives the dc level at TPC to reach a steady state when the signal at input A is a square waveform. Frequency synchronism has been achieved at this point. A change in data frequency causes a change in voltage at TPC.

NRC, NVRA, and NRE form a reference voltage divider for the current pump. NRD and QN is the negative going current sink. This sinks a current of approximately 7.5 ma continually. NCRA, NRA, NRB, and QN form a switchable current source of approximately 15 ma. When a square wave of TTL logic levels is applied to input A, NCA alternately is charged and discharged by 7.5 ma. The charge/discharge times under normal operating conditions are long compared to the input pulse times, therefore, the voltage at TPC has very little ac component in it.

Resistor NRF generates an ac component to ride on the dc voltage existing across NCA. This ac component is controlled by the value of NRF and the currents from the bidirectional pump. The net result at TPD is a dc voltage which corresponds to a particular input data frequency with a square waveform superimposed on it for phase synchronism purposes.

QR, NCRB, NCRC, and NRG form a buffer and level shifting circuit. They shift the waveform at TPD negatively to a level appropriate for controlling voltage controlled oscillator.



NOTE: VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.

7J170




LOW PASS FILTER AND AMPLIFIER - GJK

The GJK circuit consists of a bidirectional current pump, a filter, and a level shifter. The circuit converts TTL input signals from a comparator circuit and integrates these signals to produce a dc voltage level at output B. Because of the phase locked oscillator closed loop, the current pump drives the dc level at point D to reach a steady state when the signal at input A is a square waveform. Frequency synchronism has been achieved at this point. A change in data frequency (duty cycle) causes a change in average ac voltage across NRF.

NRC, NVRA, and NRE form a reference voltage divider for the current pump. NRD and QP is the negative-going current sink. This sinks a current of approximately 2 ma continually. NCRA, NRA, NRB, and QN form a switchable current source of approximately 15 ma. When a square wave TTL logic level is applied to input A, NCA alternately is charged and discharged by 5 ma. The charge/discharge times under normal operating conditions are long compared to the input pulse times, therefore, the voltage across NCA has very little ac component in it.

Resistor NRF generates an ac component to ride on the dc voltage existing across NCA. This ac component is controlled by the value of NRF and the currents from the bidirectional pump. The net result at the base of QR is a dc voltage which corresponds to a particular input data frequency with a square waveform superimposed on it for phase synchronism purposes.

QR, NCRB, NCRC, and NRG form a buffer and level shifting circuit. They shift the waveform at the base of QR negatively to a level appropriate for voltage control oscillator frequency.



NOTES: 1. VOLTAGE AND COMPONENT VALUES FOR REFERENCE ONLY.

② APPLICABLE TO GKA ONLY.

③ APPLICABLE TO GKB ONLY.

④ NR8 IN THIS SECTION IS 20K WITH LOWER END TO GROUND.

5T135

LEVEL TRANSLATOR - GKA AND DIGITAL TO ANALOG CONVERTER - GKB

The GKA and GKB circuits when used together comprise a 5-bit D/A converter. The GKB circuit used singly is a 4-bit converter.




The GKB consists of four voltage switches and a 4-bit R-2R D/A ladder network. Each voltage switch circuit applies positive voltage to the related ladder input when its input is a logical 1. A voltage switch applies ground to the related ladder network input when its input is a logical 0.

In the GKB circuit, the digital inputs G, F, E, and D are ordered from least to most significant. When all digital inputs are "1's", the voltage at H is +6.7 v (assuming a 10k ohm load is provided by the following circuit). When all digital inputs are "0's" the analog output is 0v (except for a +6 mv, max., dc offset). The analog output for an increase of one in the digital input code is +446 mv, nominal.

QN and QP operate as a saturated switch and an emitter follower, respectively, in the voltage switch circuit. QQ and QR operate as low offset saturated switches, only one of which is on at a time.

The R-2R D/A ladder has a resistance of 10k ohms from any node to ground and divides by two the voltage at the next lower in significant note.

The GKA circuit is identical to one stage of the GKB.






NOTE: VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.

67136

LEVEL TRANSLATOR - GKC

The GKC circuit converts a logical 0 to a +2.15 (nominal) level used to inject a current signal into the summing point of an operational amplifier. Typically a resistor is connected between point B and the operational amplifier summing point to establish the magnitude of this current.

When a logical 1 is present at input A, transistor QN saturates, the output diode NCR4 shuts off, and output B drops to 0 volts removing the current to the operational amplifier summing point.





NOTE: VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.

7963

DIGITAL TO ANALOG CONVERTER - GKD

The GKD circuit is a 4-bit digital to analog converter. The circuit consists of four voltage switches and a resistance ladder network.

The digital inputs A, B, C, and D are ordered from most to least significant. When all digital inputs are "0's", the output at E is approximately +6.7V. When all digital inputs are "1's", the output goes to approximately +8 mv. The analog output increases approximately 420 mv for an increase of one in the digital code.



NOTE:

VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.


7J14

DIGITAL TO ANALOG CONVERTER - GKF

The GKF circuit converts three digital input signals to an analog output whose level depends upon the logical combination at the inputs.

The element 200 is an open collector IC. When pin 9 of element 200 is +3 volts or a "1", its output (pin 8) is 0 volts. When pin 9 is 0 volts or a "0", its output (pin 8) is open and the resistor divider (XR4, XR10, XR13, etc.) to V_r determine the voltage at an identical manner but have less influence on the voltage at point D because of their entry connection in the resistor network.

When V_r is +12 volts the output at D corresponding with the various combinations of logic input is as shown in the waveform diagram.



NOTE: VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.



7J18A

Differential Low Pass Filter - HAJ

The HAJ circuit is a differential low pass filter buffered on the input by emitter followers.

The upper cutoff frequency of the filter is approximately 8.5 MHz at -3 db. Attenuation above the cutoff frequency is approximately -36 db/octave.

Input capacitors NC1 and NC2 in conjunction with resistor NR1 and NR2 give the circuit a low frequency cutoff of about 10 KHz at -3 db.



NOTE: VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.

7J16A




Amplifier - HAK

The HAK circuit is a differential input amplifier with a clamped single-ended output.

Points A and B are differential inputs to the circuit with NC1 and NC6 acting as coupling capacitors. QN and QP are the amplifying transistors in the common emitter configuration and QQ and QR are emitter followers providing a low impedance output.

NC4 and NC7 isolate DC voltages entering NCR1 through NCR4 from the collector circuit of QP and acts as a clamp to the amplified AC signal if it is larger than the diodes threshold voltage.

Output C is typically connected to the input (A) of the HAN circuit. Output C has a single-ended output to differential input voltage gain of approximately 10 (before clamping).



NOTES:

1. VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.
- ② POLARITY REVERSED ON HAM,
- ③ NPN USED ON HAM.
- ④ HAM RECTIFICATION IS NEGATIVE ($-| \triangleright |$)

7J17

SUMMING RECTIFIER - HAL/HAM


The HAL/HAM circuit is a summing rectifier that receives the MFM (modified frequency modulation) differentiated read signal and a delayed (150 ns) version of the same signal. The circuit OR's the two signals such that the output follows the more positive (HAL) or negative (HAM) signal excursion, giving the appearance of a rectified output. When the outputs of both circuits are observed simultaneously, what results is a silhouette of the two input waveforms. An output capacitor provides integration to maintain most of the positive (HAL) or negative (HAM) charge until the next peak arrives.

An emitter follower at each input receives the delayed or the nondelayed version of the differentiated read signal. Current generators tied to the emitters provide sufficient current for the input transistors and charge the output capacitor during a signal peak.

Assume a positive signal peak occurring at input A of the HAL circuit. As the signal increases toward a peak the QP emitter follows, causing diode NCR1 to turn on and conduct current from QN into the capacitor RC1. At this time the signal at input B is less positive than that at A. Since the QR emitter follows input B, diode QCR1 is back biased off. The capacitor voltage at output C follows the input A signal closely until it peaks. As the signal at A starts decreasing, diode NCR1 starts turning off, due to the stored capacitor charge. The capacitor begins discharging through XR2. At this time output C is more positive than either A or B, and both diodes are cut off.

Now assume the delayed signal at B approaches its peak and becomes more positive than C. The QR emitter follows and turns on diode QCR1 which conducts current from QQ into capacitor NC1. The capacitor voltage at output C now follows input B closely until it peaks. When B begins decreasing, diode QCR1 turns off and the capacitor again starts discharging through XR2.

The HAM circuit operates in a similar manner, except that all polarities are reversed.



NOTE: VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.




7J18A

Peak Holding Amplifier - HAN

The HAN circuit provides a DC sink current with a magnitude inversely proportional to the magnitude of the AC input signal. Typically the input signal at point A is an amplified read head signal coming from output C of the HAK circuit. Output B is connected to point C of the HAP circuit and controls the gain of that circuit.

QN, QQ, QP and QR form a positive and a negative rectifier. When an AC signal is applied to the input, QQ charges NC2 to a positive peak value and QR charges NC3 to a negative peak value. These peak values are held by the two capacitors which discharge with a time constant determined by NC3 and NR8 in parallel with NR7 and NR10. With a long time constant compared with the frequency of the input AC signal, the voltage on the two capacitors is a DC voltage.

The voltage difference across NC2 and NC3 is directly proportional to the peak-to-peak amplitude of the input waveform and is applied through resistor dividers to current amplifier QS and QT. With no signal at input A, the current amplifier is biased to permit QT to pass all the current supplied by current sink QU. As the AC input signal increases in amplitude the peak difference appearing across NC2 and NC3 is applied to the current amplifier, and QS starts to pass sink current which cuts down current flow through QT.



NOTE: VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.

7J19A

AGC AMPLIFIER - HAP

The HAP circuit is a differential amplifier with gain controlled by a negative voltage at input C.




QN and QP are amplifying transistors with their maximum gain determined by the ratio of XR8 and XR11 to XR4 and XR6.

Common base amplifiers, QS, QT, QU, and QV pass amplified current signals to resistors XR4 and XR6. QS and QU pass out of phase signals to collector resistor XR6. Likewise, QT and QV pass out of phase signals to collector resistor XR4.

Control voltages on the bases of QT and QU control circuit gain. With 0 volts for control voltage, QS, QT, QU, and QV turn on equally, causing out of phase voltage to cancel, leaving a net output or gain of 0 volts. Increasing the control voltage negatively starts turning off QT and QU causing the amplifier gain to increase. Turning off QS, QT, QU, and QV requires that the control voltage be approximately -0.5 volts, which allows an amplifier gain of 10.

Emitter followers QW and QZ provide low output impedance.

QQ, XR15, QR16 and XR17 make up a current sink network which controls the collector current of QN and QP.



NOTE: VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.

7J20A




Differentiator/Amplifier - HAQ

The HAQ circuit consists of a passive RC network (used as a differentiator and a differential amplifier) to boost the attenuated signal level.

The HAQ, inputs A and B, are connected to outputs D and E of circuit HAP, which supplies an amplified read head signal. NC1, NR1 and NR2 make up the differentiator which has a break frequency at 15 MHz.

The two stage differential amplifier consists of first stage QN and QP with current sink QQ direct coupled to second stage QR and QS. QT, QU and QV, QW form darlington emitter followers for low output impedance capable of driving coax lines terminated by 100 ohm resistors. QX and QY are constant current sources.

NR11 and NR12 provide AC/DC feedback from the output to input emitters of the first stage. Closed loop voltage gain is proportional to the ratio, NR11 to NR4 (and NR12 to NR7). Capacitor NC4 provides rolloff at the upper cutoff frequency.






NOTE: VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY

7J21B

DIFFERENTIAL AMPLIFIER - HAR

The HAR circuit accepts a double-ended MFM (modified frequency modulation) differentiated signal and provides a single-ended output suitable for driving a delay line. The maximum input differential voltage is approximately 1.8 volts. The overall circuit gain is approximately 1.6.

Transistors QP, QQ and constant current source QT form the differential amplifier stage and give common mode signal rejection. Voltage gain is given approximately by $NR6$ divided by $NR1$ or $NR7$ divided by $NR2$. The collector of QP drives transistors QN and QR which are connected in a low loading Darlington pair (high current amplification configuration). This circuit in conjunction with a second constant current source, QS, gives a single-ended output.



NOTES:


1. VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.
- ② 100-OHMS ON HAT, 22-OHMS ON HAS.
- ③ NOT USED ON HAS.

7 J 22

AMPLIFIER - HAS/HAT

The HAS/HAT circuit amplifies the MFM(modified frequency modulation) differentiated read signal. The circuit gain is approximately 6.5 for the HAS and 3 for the HAT.

Transistor QN functions as a simple common emitter amplifier. Capacitor NC2 applies ac ground to the junction of NR3 and NR4. Capacitor NC1 provides ac coupling to the output and enables the output bias level to be adjusted to zero volts by selecting resistor XR10.






NOTE: VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY. 7J23

BUFFER AMPLIFIER - HAU

The HAU circuit incorporates two emitter followers in series to provide a buffer with high input impedance and low output impedance. The circuit is used to drive a zero crossover detector. Diode clamps are used to provide protection against large signal swings at the crossover detector input.

An MFM (modified frequency modulation) differentiated signal at the input encounters a silicon junction voltage drop at QN and a further voltage drop due to NR2 and the selected resistor PR1. This second drop is approximately 250 mv. A voltage rise is seen at QP such that the output is left biased approximately 180 mv negative. The selected resistor is chosen to match this dc bias with the bias at the output of the averaging amplifier, HAV. The diode clamps limit output signal amplitude to 2.5 volts above and below ground.



NOTE: VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.




7J24

AVERAGING AMPLIFIER - HAV

The HAV circuit is an averaging amplifier that receives two waveforms representing the differentiated MFM (modified frequency modulation) read signal peak amplitude. The circuit forms the instantaneous average or mean baseline of the two inputs. The mean baseline is used later in the read circuit to extract the information from the delayed differentiated read signal.

Input A is always biased in the positive direction. Input B is biased by a similar amount in the negative direction. The amount of biasing is a function of the peak amplitude of the amplified differentiated read signal. Transistors QN and QP are emitter followers which reduce the loading on the previous circuit. These elements feed a voltage divider formed by equal valued resistors NR4 and PR4. Since current through the divider is always in the direction from NR4 to PR4, the divider output voltage is the instantaneous average of the inputs.

Transistors QQ and QR form a buffer stage to reduce loading on the divider output. Transistor QR2 adds a slight negative dc bias to the output signal. The buffer output is suitable for driving a zero crossover detector.



NOTE:
VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.

7J108



SUMMING RECTIFIER – HAW

The HAW circuit is a summing rectifier that receives the differentially-amplified dibit signals read from the servo head. The outputs are applied to an operational amplifier connected as a differential amplifier to generate a rectified signal proportional to the average amplitude of the dibit signal. The HAW circuit rectifies positive dibits and the HAX circuit rectifies negative dibits. These two output signals are applied to a summing amplifier to generate the track servo signal. When the servo head is centered between servo tracks providing positive and negative dibits, their relative amplitudes are equal. The track servo signal is then at null.

Input A receives the dibit signals. Buffer/driver transistor QN is connected as an emitter follower to provide isolation with a gain of one.

QP and QR are matched transistors in a single can, thus eliminating temperature and offset drifts from the peak detector. The signal passing through QR has the information pulses filtered out of it by NR5, NC3, and NC4 to generate the true base line voltage on output D. This same input signal fed to QR is also given to QP; however, the QP input is not filtered. This allows QP to respond to the highest peak values. Output C is, therefore, a voltage that is the baseline voltage plus the highest positive information peaks. The difference between C and D is the true information.

QS is used to gate out unwanted information. When input B is at +5V, QS is turned off to allow all signals to pass to QP. When input B is at ground, QS is turned off, thus shorting out all information on the base of QP. The waveform illustrates a typical application for the HAW circuit that rectifies the positive dibit signals. Note that the positive peaks of the negative dibits are now allowed to affect the output.



NOTE:

VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.




7J193

SUMMING RECTIFIER – HAX

The HAX circuit is identical to the HAW summing rectifier, except that output E and its associated circuitry has been added.

In its typical application, outputs D and E are applied to the inverting and noninverting inputs of an open loop operational amplifier. When the voltage at E is greater than the voltage at D, the op amp output indicates that dibits are being sensed.

NCR1 and NC6 rectify the signal applied to input A. The voltage on NC6 is equivalent to the peak voltage of the positive swing of the dibits. Before dibits are sensed, this voltage is equal to the input baseline voltage minus the diode drops across QN and NCR1. With NR8 and NR9 acting as a voltage divider, output E is less positive than output D. When dibits are sensed, NC6 is charged by the dibits, driving output E to a more positive value.



NOTE:
VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.

7 J104

RECTIFIER - HBA


The HBA circuit performs full wave rectification on a differential input signal.

The rectifier consists of QN and QP (matched transistors in an IC array) which are base biased at ground potential by NR1 and NR2. With no signal input, point C rests at -.7 volts. NR6, NR8, NR9, and QS form a current sink network which provides the collector-emitter current for QN and QP.

When a differential input signal (amplified read head output) is present at A and B, the rectification action of QN and QP cause the alternating positive halves to appear at point C (waveform C).

Network NR5, NR7, NR10, and QR set up a DC reference voltage at point D which matches the "no signal" DC voltage at point C (QN, QP, and QR are an IC transistor array).

TCR1, TVR1, TCR2, and TVR2 form a voltage clipping network to prevent over-voltage damage to reverse biased base-emitter junctions of QN and QP.



NOTE:
VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.

7J103

RECTIFIER - HBB




The HBB circuit performs full wave rectification on a differential input signal.

The rectifier consists of QN and QP (matched transistors in an IC array) which are base biased at -5 volts by NR1 and NR2. With no signal input, point D rests at -5.7 volts. NR9, NR10, NR11, and QS form a current sink network which provides the collector-emitter current for QN and QP.

When a differential input signal (amplified read head output) is present at A and B, the rectification action of QN and QP cause the alternating positive halves to appear at point D (waveform D).

Network NR4, NR5, NR6, NR7, and QR set up a DC reference voltage at point C which proportionally tracks the "no signal" DC voltage at point D (QN, QP and QR are an IC transistor array).

TCR1, TVR1, TCR2, and TVR2 form a voltage clipping network to prevent overvoltage damage to reverse biased base-emitter junctions of QN and QP.



7J181




BUFFER AMPLIFIER - HBD

The HBD circuit is a single input, differential output buffer amplifier.

QN and QP are the amplifying transistors. The gain of the circuit is largely determined by the ratio of NR9 to NR3 and NR11 to NR4. Because the base of QP is at ground potential, the voltage at the collector of QP proportionally follows the voltage at the emitter of QN.

QZ, NR6, NR7, and NR8 are a current sink network which provides collector current for QN and QP.

Each output consists of two transistors connected as a common emitter darlington pair (QR and QS, QU and QV) with current supplied from a current sink (QT and QW).



NOTE;
VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY. 7J148A

RECTIFIER - HBE




The HBE circuit performs full wave rectification on a differential input signal.

The rectifier consists of QN and QP (matched transistors in an IC array) which are base biased at ground potential by NR1 and NR2. With no signal input, point C rests at -.7 volts. NR6, NR8, NR9, and QS form a current sink network which provides the collector-emitter current for QN and QP.

When a differential input signal (amplified read head output) is present at A and B, the rectification action of QN and QP cause the alternating positive halves to appear at point C (waveform C).

Network NR5, NR7, NR10, and QR set up a DC reference voltage at point D which matches the "no signal" DC voltage at point C (QN, QP, and QR are an IC transistor array).

TCR1, TVR1, TCR2, and TVR2 form a voltage clipping network to prevent over-voltage damage to reverse biased base-emitter junctions of QN and QP.





NOTE:
VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.

8D48

AMPLIFIER - HBI

The HBI circuit is a low gain amplifier with a fixed gain of 4.5. NR1, NR2, and ND1 form a biasing network for transistor QN. QN is the amplifying transistor with voltage gain determined by the ratio of NR3 to NR6.

Transistor QP is an emitter follower to provide a low output impedance. NC2 is a ac coupling capacitor which provides dc isolation between circuits.





8047

BUFFER AMP - HBJ

The HBJ circuit is a current/buffer amplifier used for buffering a high impedance output signal source from a low impedance source with an increase in output drive capability.

NR1, ND1, ND2, and NR5 form a biasing network for QN and QP. The voltage drop across the base-emitter junction of QN. Similarly, the voltage drop across ND2 compensates for the voltage across the base-emitter junction of QP.

The biasing networks of QN and QP allow the voltage level at output B follows the voltage level at input A.




NOTE:
VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.

7J101

DIFFERENTIAL AMPLIFIER - HCA

The HCA circuit is a differential amplifier which is used as a control element in an AGC amplifier feedback loop.

Input B is connected to a fixed reference voltage and input A is connected to an integrated DC voltage which is proportional to the output amplitude of an AGC amplifier. When the voltage on input A is greater than that at input B, the current from emitter resistor NR2 goes through QN to ground. When the voltage on input A is less than at B, the current from NR2 goes through QP to output C. When input A equals input B, the current from NR2 is split between QN and QP. The voltage at point C is established by the current through QP times resistor NR3. Point C is the control voltage input for input E on the HCU (AGC amplifier) circuit. NC1 is used as an integrator and helps stabilize the response time.



NOTE:
VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.

7 J97


DIFFERENTIAL AMPLIFIER - HCB

The HCB circuit is a single stage differential input, differential output amplifier.

QN and QP are the amplifying transistors. The gain of the amplifier is largely determined by the ratio of NR9 to NR2 and NR7 to NR4.

QR, NR5, NR6, and NR8 are a current sink network which provides collector current for QN and QP.



QS and QT with emitter resistors NR12 and NR13 are emitter followers for low impedance outputs.



BUFFER AMPLIFIER – HCE

The HCE circuit is a differential buffer amplifier with a gain of approximately one. With the proper bias conditions, inputs A and B can be connected to a circuit such as a differential amplifier output. The effect would be to increase its load driving capabilities without adversely loading down the output signal.

Emitter followers QN and QP present comparatively high input impedance at A and B, and low output impedance at C and D. Current sources QR and QS with NR3, NR4, NR5, and NR6 supply constant emitter current to QN and QP.





NOTE:
VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.

7J95

BUFFER AMPLIFIER – HCF

The HCF circuit is a differential buffer amplifier with a gain of approximately one. With the proper bias conditions, inputs A and B can be connected to a circuit such as a differential amplifier output. The effect would be to increase its load driving capabilities without adversely loading down the output signal.

QN and QP are emitter followers which present comparatively high input impedance at A and B, and low output impedance at C and D.





NOTE
VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.

7J108

VOLTAGE FOLLOWER – HCK

The HCK circuit consists of an operational amplifier in a voltage follower configuration. An NPN emitter follower (QP) is enclosed in the feedback loop to provide a voltage output at B equal to the input at A with increased current handling capabilities. Enclosing QP in the feedback loop also negates the change in output due to temperature related voltage variations of the base-emitter junctions of QP.

NR2 provides a minimum load current for QP under no output load conditions. NR1 is a current limit resistor. Resistor NR3 and capacitor NR1 stabilize the circuit.




NOTE:
VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.

7J102

INTEGRATING AMPLIFIER - HCL

The HCL circuit converts a rectified signal input to a DC output that is an average value of the input signal waveform.

The integrating elements are NR2, NR3, and NC1. The analog signal (rectified waveform) is entered at input A. With digital voltage control at input B, QN can be turned on which would bypass NR2. This would leave (NR3) X (NC1) to determine the relatively short response time of the integrator. When QN is turned off, NR2 is included in the integrating circuit and the (NR2 + NR3) X (NC1) long response time results. QP (element 531) is an operational amplifier connected in a voltage follower mode of operation and acts as a buffer amplifier. NC3 is a compensation capacitor for QP.



NOTE:

VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.

7J106




LOW PASS FILTER - HCP

The HCP circuit is a low pass differential filter with a buffer amplifier input (emitter followers). The filter provides attenuation of high unwanted frequencies (noise) in the read back signal with a linear phase response over the frequencies concerning read data.

NL1, NL2, NC3, NC4, NL3, and NL4 make up the differential filter with outputs at C and D. NR9 and NR10 are terminating (impedance-matching) resistors for the filter. NR5 and NR6 are impedance matching resistors to the input of the filter.

QN and QP with their emitter and base resistors form the buffer amplifiers for driving the relatively low input impedance filter.

The upper cutoff frequency of the filter is approximately 5.5 MHz (media compatible data rate of 6.44 MHz). The signal attenuation from inputs A, B, to outputs C, D is about 50% at 1 MHz.



NOTE:
VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.

7J112A




FILTER AND AMPLIFIER - HCQ

The HCQ circuit is a differential, 2 pole low pass filter followed by a differential amplifier with a gain of approximately 2.5.

NL1, NC3, and NL2 make up the 2 pole low pass filter. The upper cutoff frequency is approximately 2.5 MHz for media compatible data rate (6.44 MHz). NR6, NR9, NR12 and NR14 are impedance matching resistors for the filter.

QN and QP are buffer amplifiers (emitter followers) for driving the relatively low impedance filter.

QR, QS, and their associated circuitry perform dual roles as differential buffer amplifiers (emitter followers) and as differential amplifiers. Outputs C and D are the buffered outputs that connect to level detection circuitry with further amplification. Outputs E and F are amplified outputs which connect to a zero cross network (low resolution channel). This signal channel is amplified to make up for the attenuation loss of the filter. The gain of the amplifier is largely determined by the ratio of $RR2//RR3$ to $RR4$ and $SR2//SR4$ to $SR3$.



NOTE:

VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.

7J1158

AGC AMPLIFIER - HCU

The HCU circuit is a differential amplifier with gain controlled by a negative voltage at input E.

QP and QR are amplifying transistors with their maximum gain determined by the ratio of NR10 to NR5 and NR11 to NR4.


Common base amplifiers, QS, QT, QU, and QV pass amplified current signals to resistors NR10 and NR11. QS and QT pass out of phase signals to collector resistor NR10. Likewise, QU and QV pass out of phase signals to collector resistor NR11.

Control voltages on the bases of QT and QV control circuit gain. With 0 volts for control voltage, QS, QT, QU, and QV turn on equally, causing out of phase voltage to cancel, leaving a net output or gain of 0 volts. Increasing the control voltage negatively starts turning off QT and QV causing the amplifier gain to increase. Turning off QS, QT, QU, and QV requires that the control voltage be approximately -0.5 volts, which allows an amplifier gain of 10.

Emitter followers QX and QY provide low output impedance.

QN, NR1, NR2, NR3, and TCR1 make up a current sink network which controls the collector current of QP and QR.

NR21 and TVR1 form a -15 volt regulated voltage for the current sink circuit.




NOTE:
VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY

6T167A

AMPLIFIER/LEVEL TRANSLATOR - HJD

The HJD circuit is an amplifier that provides a half-wave rectifier, shifted output signal.

The output signal at B increases in a positive direction from a -3 vdc level. The output signal controls a N-channel JFET in an AGC loop that regulates the amplitude of the fine position servo signal.



NOTE:

VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.




6T166A

LEVEL TRANSLATOR - HJE

The HJE circuit converts the output of an operational amplifier to a standard logic level.

When input A is at -12 volts, transistor QN is on. Diode NCR2 limits the input voltage at the base of QN to approximately -0.7 volt. Since the base to emitter voltage of QN is +0.8 volt, output B is at a level of approximately +0.1 volt.

When input A switches to +12 volts, QN becomes reverse biased and output B approaches +5 volts. The base voltage of QN is limited to approximately +5.7 volts by diode NCR1.



NOTE: VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.

6T148


LAMP DRIVER - ICB

The ICB circuit drives a lamp which terminates at +20 volts. The circuit is (and must be) driven by an open collector integrated circuit. The nominal current of the lamp must not exceed 100 ma.

QP and NR2 serve as a current limiter. When approximately 140 ma flows through NR2, QP turns on and diverts base current from QN to ground. This prevents surge currents of greater than 140 ma.

When a high, logic 1, is provided to the circuit input, transistor QN (and the lamp) turns on.

A low (logical 0) at the input turns QN off causing the circuit output to rise to the lamp termination voltage. With no path to ground available, the lamp turns off.






NOTE: VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY. 7J25

LAMP DRIVER - ICC

The ICC circuit drives a lamp which terminates at +20 volts. The circuit is (and must be) driven by an open collector integrated circuit. The nominal current of the lamp must not exceed 100 ma.

When a high, logic 1, is provided to the circuit input, transistor QN (and the lamp) turns on. Transistor QP and resistor NR2 serve as a current limiter. When approximately 140 ma flows through NR2, QP turns on and diverts base current from QN to ground. This prevents surge currents of greater than 140 ma.

A low, logic 0, at the input, turns QN off causing the circuit output to rise to the lamp termination voltage. With no path to ground available, the lamp turns off. Capacitors NC1 and NC2 are used to slow the rise and fall times of the output voltage swings at B.






NOTE:

1. VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.
2. WAVEFORMS ABOVE ARE FOR REFERENCE ONLY AND VALID ONLY WHEN OUTPUTS E AND F ARE CONNECTED TO A READ/WRITE HEAD WITH CENTER TAP TO GROUND.

WRITE DRIVER - JAG

Write driver JAG is a differential voltage switch which converts voltage (across termination resistors) to current to drive a differential recording head.

Circuit operation is dependent upon signal level shifter QQ converting an open collector TTL output of "0" or "1" to turning QR "off" and "on". With QR on, -5 volts flows through QR and NR1 to supply current for the differential switches QN and QP. With input A high and B low, QN turns on and QP is off. QN turning on causes QS to turn on which applies a voltage (from D through UCR1 and UR1) to termination resistor SR2 and current to output E. When A is low and B is high QN and QS turn off, QP and QT turn on applying voltage to termination resistor TR2 and current to output F. Current sensing network UR1, UR2, UCR1 and QU supply current at G which is used for fault detection. NCR1, NCR2, PCR1, PCR2 prevent QS and QT from saturating when the write driver is turned off. SCR1, SR3, TCR1, and TR3 provide back biasing of the write matrix diodes during a write operation.



NOTE:
VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.

7J107

AGC AMPLIFIER – JAK


The JAK circuit amplifies the differential dibit signal read from the servo head. This AGC amplifier is a differential in, differential out amplifier with a variable input attenuator.

The differential signals are applied to inputs A and B. Resistors PR12 and PR13 are line terminating resistors.

AGC action is provided by input C. This control voltage, generated farther down the servo signal chain, is proportional to the amplitude of the dibit signals. The stronger the signal, the less negative the AGC voltage. Resistors PR15, PR17, PR14, and PR16, along with N-JFET QN form a balanced differential attenuator. The more negative the input, the greater the effective source-to-drain resistance across QN. This reduces the attenuation of the network. The voltages available at C can vary from 0V to -13V. At 0V, the D-S resistance is about 40 ohms; practically shorting out the input to reduce the net gain available. At -13V, the D-S resistance is about 50 megohms, permitting full gain. In actual practice, the servo action of the loops holds input C at about -1V to -5V.

Transistors QP and QR form the inputs to a differential amplifier. Transistor QQ functions as a high-resistance common current source; diode QCR1 provides temperature compensation. The resultant constant-current source greatly reduces common mode error.

Transistor pairs QS/QT and QU/QV form unity-gain, noninverting power drivers for outputs D and E.



NOTES:




- ① VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.
- ② VALUES CHOSEN PER CIRCUIT REQUIREMENTS.

7J199

Auto Null Circuit - JAM

The JAM circuit provides a DC null for the AC signal on line AB. This circuit compensates for a fluctuation in DC reference of the AC signal due to temperature and chip-to-chip parameters.

The operational amplifier senses the DC level on line AB and compares this voltage level against a zero volt reference. It then supplies the proper DC current to maintain a DC null on line AB.






NOTE: VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY. 7J27

TRANSMITTER - LCF

The LCF circuit provides a sink current at output B when the input at A is low. When the input is high, the output current becomes a source current. Input A is driven by a standard TTL logic gate. Resistor NR1 and transistors QN and QP operate as a switch. When the voltage at A goes below +V, transistor QN turns on and QP turns off. The constant current circuit, QQ and NR2, sinks current through the line and terminator and drives the voltage at the collector of QQ negative. External resistors and Zener diodes between the plus and minus voltage supply lines serve as a voltage divider common to all LCF circuits on a given card and provide bias voltage to the bases of QP and QQ. The sink current level is determined by -V, VBE of QQ, and NR2.

When the voltage at A goes above +V, transistor QN turns off and QP turns on. A source current is now developed by +V, VEB of QP, and NR1. The current level is such that it is greater than the sink current into QQ by an amount sufficient to drive the output positive. This positive voltage excursion is limited by diodes NCR1 and NCR2. Limiting is necessary to keep QP from saturating. Because of the nonsaturating mode of operation, the propagation delay through LCF is small. Accidental grounding of the test point or output of the circuit has no damaging effect on the circuit.



NOTES:

1. VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.
- ② VARIES WITH DATA FREQUENCY. THESE COMPONENTS CONTROL FREQUENCY.
- ③ OUTPUT LOCATED ON MAH CIRCUIT.
- ④ OUTPUT LOCATED ON MAF CIRCUIT.
- ⑤ DIODE PCR3 ON MAH ONLY.

7J28A

VOLTAGE CONTROLLED OSCILLATOR - MAF/MAH

The MAF/MAH circuit consists of two Schmitt trigger circuits (QQ, QR and QS, QT) and a differential switch/current limiter circuit (QN, QP, NR1, AND NR2). The values of capacitor PC1, resistors NR1 and NR2, and the input voltage, determines the output frequency of the circuit. Operating frequency is listed on the Logic Diagram (see Section 5).

For the following discussion, assume that voltage E3 is more positive than E2, E2 is more positive than E1, and E0 is the lowest voltage (refer to Figure 1).




Figure 1

Assume that point C of PC1 is more positive than point D. At this time, QP and QS are both conducting and QT is off (base-emitter junction is reverse biased). The output voltage at B is high. The other half of the circuit (QN, QQ, and QR) is in the opposite state at this time.

The D terminal of capacitor PC1 is held low by the forward drop of the base-emitter junction of QR. Therefore, current through PC1 alters its charge linearly until the voltage at C reaches the high output voltage. At this point, the lower Schmitt trigger circuit (QS, QT) switches off and the output voltage at B goes to ground. QP now switches off and point C is driven rapidly positive by the forward biased base-emitter junction of QS.

At the instant that the lower Schmitt trigger circuit switched off, the voltage at point D was at E3. The sudden increase of point D to E3 potential reverse biases the base-emitter junction of QR and triggers the upper Schmitt trigger circuit. Therefore, QN and QQ turn on and draw current from terminal D of capacitor PC1. When the voltage at D reaches E1, the upper Schmitt trigger circuit switches off. QN switches off and point C is again raised to E3. This completes the multivibrator cycle and brings it back to the initial condition. The cycle is then repeated.

As input A becomes more negative the output frequency at B, increases linearly (refer to Figure 2).







Figure 2

Diode PCR3 prevents the emitters of QN and QP from falling to a voltage that would cause both transistors to conduct when power is first applied. Such a condition would prevent the circuit from oscillating. Diodes QCR1, RCR1, SCR1, and TCR1 prevent the Schmitt transistors (QQ, QR, QS, and QT) from going into full saturation. This helps the circuit to oscillate at the higher frequencies.



NOTE:
VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.

7429

SPEED DETECTOR - QDE




The QDE circuit monitors the sector pulses to determine whether or not the spindle is at a specified speed.

Each time a sector is sensed, a 55- μ sec pulse appears at input A. Transistors QN and QP conduct and completely discharge capacitor NC1 to -5v. When the pulse drops, NC1 begins charging through NR9. When the voltage on the collectors of QN and QP reaches the threshold of NCR2 and QQ, QQ turns on. This causes transistors QR and QS to conduct and discharge RC1. With QR and QS on, RCR1 and RCR2 are back biased and the voltage at the base of QT drops, turning QT on. The collector voltage of QT rises enough to turn QU on and the output voltage at B goes low to indicate a not up to speed condition.

If the disk pack is below speed, pulses at input A are at low repetition rate. Capacitor NC1 discharges and charges turning transistors QQ, QR, and QS off and on, respectively. This in turn causes RC1 to charge and discharge. Every time NC1 charges to the threshold, QQ, QR, and QS turn on and discharge RC1. This prevents RCR1 and RCR2 from ever becoming forward biased. As a result, QT remains on and the output at B remains low, indicating not up to speed.

When the disk pack reaches the required speed, the charging time of NC1 is such that the charging voltage on NC1 remains below the threshold of NCR2 and QQ, keeping QQ, QR, and QS off. Now RC1 has time to charge and when RCR1 and RCR2 become forward biased, the voltage at the base of QT increases sufficiently for QT to turn off. The resulting reverse bias on QU turns QU off and the output at B goes high. The feedback through RR3 reduces the charge time of RC1 and the switchover goes to completion with the high output at B indicating an up to speed condition. The output signal at C is always complementary and is used by a relay driver circuit.

The voltage on the base of QQ is determined by the voltage divider comprised of NR1, NR4, NR11, NR12, NCR3, and NCR4. Resistor NR1 is a test selected resistor to fine tune the threshold of NCR2 and QQ and to compensate for the tolerances of NR9 and NC1.



NOTE: VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.

7J30

VOLTAGE CHECKER - QEH




The QEH circuit detects decreases in power supply voltages that are beyond a specified level. A fault condition (output C equals "0") occurs if:

1. +5 volt supply becomes less positive than +4.825 volts, or
2. +20 volt supply becomes less positive than +18.0 volts

The base voltage at transistor QQ is determined by zener diode NVR1 and a voltage divider network (NR7, NR8, NR9, and NR1). This base voltage is established at +4.825 volts. If the positive supplies connected to inputs A and B are normal, QP and QN are off and transistor QQ is on. The resulting positive level at the collector of QQ turns on transistor QR. This causes the collector of QR to drop to near zero volts switching QS off and establishing a +3 volt level at output C.

Transistors QN and QQ operate on each other as a comparator. When the base voltage on QN becomes less positive than the base voltage on QQ (+4.825 volts), QN turns on and QQ turns off. With the base of transistor QR at zero volts, transistor QR turns off pulling the base of QS positive and turning it on. As a result, output C approaches a level near zero volts.

Transistors QP and QQ also operate on each other as a comparator. The voltage divider, composed of resistors NR3 and NR4, is sized so that when the +20 volt input at A goes less positive than +18 volts, transistor QP turns on and output C goes low.



NOTE: VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.

7J31

VOLTAGE CHECKER - QEJ




The QEJ circuit detects decreases in power supply voltages that are beyond a specified level. A fault condition (output C equals "0") occurs if:

1. -5 volt supply becomes less negative than -4.825 volts or
2. -20 volt supply becomes less negative than -18.0 volts

The base voltage at transistor QQ is determined by zener diode NVR1 and a voltage divider network (NR7, NR8, NR9, and NR1). This base voltage is established at -4.825 volts. If the negative supplies connected to inputs A and B are normal, QP and QN are off and transistor QQ is on. The resulting negative level at the collector of QQ turns on transistor QR. This causes the collector of QR to drop to near zero volts switching QS off and developing a reverse bias across diode NCR3. This turns off transistor QT and sets the output at C to +3 volts.

Transistors QN and QQ operate on each other as a comparator. When the base voltage on QN becomes less negative than the base voltage on QQ (-4.825 volts), QN turns on and QQ turns off. With the base of transistor QR at zero volts, transistor QR turns off pulling the base of QS negative and turning it on. Diodes NCR1 and NCR2 raise the base voltage of transistor QT to a point where it turns on and causes output C to approach a level near zero volts.

Transistors QP and QQ also operate on each other as a comparator. The voltage divider, composed of resistors NR3 and NR4, is sized so that when the -20 volt input at A goes less negative than -18 volts, transistor QP turns on and output C goes low.



NOTE: VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.

7J32




SWITCH RECEIVER - QEK

The QEK circuit produces a "1" (+3v) output at B when the solid-state switch connected to input A is closed. When the switch is open a "0" (0v) appears at output B.

A transistor switch is connected to input A. When this switch is open, capacitor NC1 approaches +5v and QN turns off. Transistor QP is, therefore, on and conducts current to the base of QQ through resistor NR5. Transistor QQ turns on, conducting current away from output B, and drops the output to near ground or a "0".

When the switch is closed, the voltage flow through NR1, the switch, and across NC1 increases rapidly because of the short time constant of NR1 and NC1. Any spurious switching that precedes the state change increases the discharge time. As the voltage across NC1 decreases, QN begins to turn on. As QN conducts current to the base of QP, the forward bias on QP decreases and QP begins to turn off. As QP turns off, the current through NR4 decreases due to the higher lead resistance (NR3) of QN compared with QP (NR5). The current drop through NR4 causes a decrease in the voltage drop across NR4. The bias on QN is, therefore, increased. The cycle goes rapidly to completion. Transistor QP is turned off. With QP off, the base of QQ is near ground, causing QQ to turn off. This allows the +5v supply to flow through NR7 to output B raising the output to +3v, "1".

When the transistor switch driving the input is not conducting, NC1 charges slowly to +5v due to the long time constant of NR2 and NC1. Again, any preliminary switching that precedes the actual state change will hold NC1 well below the switching level of QN. As the voltage across NC1 increases, QN begins to turn off. Transistor QP begins to conduct current away from the emitter of QN. Transistor QP turns on rapidly because of the positive feedback. The output then becomes "0".



NOTE:
VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.

7 J33

SYMMETRY RESTORER-QEL



In a write driver chain where complementary TTL input signals become asymmetrical by ± 8 nsec, the QEL circuit is used to restore symmetry to these signals.

A "0" TTL level at point C will set the flip-flop insuring the same start-up conditions on inputs D and E when released by a "1" level at C.

With input A high and B low, pin 3 of 173H goes to ground and pin 6 goes to +5v through XR1, XR2, and XR4. The ground transition at pin 3 is coupled through XC1 and forces a negative spike on pin 6. Starting from a negative potential pin 6 voltage rises toward +5 volts at an RC time rate determined by XC1 and the combination of XR1, XR2, and XR4. This causes the pulse to be delayed in reaching the switching threshold of the following inverter (pins 9 and 10), and produces a positive pulse at "ored" pins 8 and 11 for the duration of the delay. The negative edge of this pulse triggers pin 1 of flip-flop 164H changing the state of outputs D and E.

The opposite conditions on inputs A and B (A low and B high) form the positive pulse at "ored" points 8 and 11 which is determined by the RC combination of XC1 and XC3. Thus, the negative edge which triggers the J-K flip-flop is controlled by alternate RC time constants, one of which can be adjusted by selection of XR1 with reference to the other resistors.

Diodes XCR1, XCR2, XCR3, XCR4, and XCR5 clamp the positive excursion on pins 3 and 6 at +2.5 volts to make delays insensitive to frequency variations up to data rates of 4 MHz.



NOTE:




VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.

7J100

VOLTAGE FOLLOWER – QEM

The QEM circuit consists of an operational amplifier in a voltage follower configuration. A PNP emitter follower (QN) is enclosed in the feedback loop to provide a voltage output at B equal to the input at A with increased current handling capabilities. Enclosing QN in the feedback loop also negates the change in output due to temperature related voltage variations of the base-emitter junctions of QN.

NR3 provides a minimum current to the emitter of QN under no load conditions. NR2 is a current limit resistor. NR1 is a buffer resistor to eliminate possible oscillation tendencies.



- NOTES: 1 VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.
- ② PART OF GJB CIRCUIT (REF ONLY). NEG INPUT TURNS QR OFF.
- ③ SHOWN FOR REFERENCE ONLY.

5T139A

FUNCTION GENERATOR - QGD



The QGD circuit is a nonlinear feedback network used as the gain determining element of an operational amplifier.

In actual circuit use, the op amp generates a voltage proportional to the desired velocity of the read/write head positioner. The amplitude of this signal is the analog representation of the number of tracks to go (position error) and will be compared with velocity to achieve maximum deceleration control without overshoot of the positioner when on cylinder ($T=0$).

Field effect transistor QR is part of the GJB circuit to function as a logic switch. Prior to $T=64$, the input is at ± 10 volts with the switch open. With this input voltage, the voltage drops across all of the forward-biased diodes are overcome so that the equivalent resistance of the parallel resistor network in the QGD circuit is about equal to the input resistor R1. The gain is, therefore, unity (output is 10 volts, inverted from input).

When there are less than 64 tracks to go, the input to the gate of QR changes from a negative voltage to ground potential. QR turns on, adding R2 into the feedback loop. R2 has the same resistance as R1. This reduces the feedback resistance to one-half of its former value, thus reducing the gain by 50% (output = ± 5 volts).

After $T=32$, input A begins to decrease in proportion to the remaining position error. The QGD/op amp circuit maintains an output voltage for optimum deceleration. The optimum deceleration is obtained by taking the square root of the position signal and comparing it with the velocity signal. The resistor-diode circuits in the QGD supply the position signal: as the input is reduced, the output is reduced correspondingly. Fewer diodes conduct, removing some of the parallel resistors in the QGD circuit from the feedback loop. This increases the effective feedback resistance, increasing circuit gain. Gain is maximum (but not greater than one) when the output is below about ± 0.5 volt.



NOTE: VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.

8T148




SWITCH RECEIVER - RCB

Switch Receiver RCB produces a "1" (+3v) output at B when the grounded switch connected to input A is closed. When the switch is open a "0" (0v) is felt at output B.

A switch to ground is connected to input A. When this switch is open, capacitor NC1 approaches +5v and QN is shut off. Transistor QP is, therefore, on and conducts current to the base of QQ through resistor NR6. Transistor QQ turns on, conducting current away from output B, and drops the output to near ground or a "0".

When the switch is closed, the voltage across NC1 rapidly increases through NR1 and the switch to ground because of the short time constant of NR1 and NC1. Any contact bounce on the switch will increase the discharge time. As the voltage across NC1 decreases, QN begins to turn on. As QN conducts current to the base of QP, the forward bias on QP is decreased and QP begins to turn off. As QP turns off, the current through NR5 decreases due to the higher lead resistance (NR4) of QN compared with QP (NR6). The current drop through NR5 causes a decrease in the voltage drop across NR5. The bias on QN is, therefore, increased. The cycle goes rapidly to completion. Transistor QP is shut off. With QP off, the base of QQ is near ground, causing QQ to shut off. This allows the +5v supply to flow through NR8 to output B raising the output to +3v, "1".

When the switch is opened again, NC1 charges slowly to +5v due to the long time constant of NR2 and NC1. Any contact bounce on the switch will hold NC1 well below the switching level of QN until the bouncing ceases. As the voltage across NC1 increases, QN begins to turn off. Transistor QP begins to conduct current away from the emitter of QN. Transistor QP turns on rapidly because of this positive feedback. The output then returns to "0".





NOTE: VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.

6T140

BIPOLAR CURRENT BUFFER - SAA

The SAA circuit is a power output stage for an operational amplifier. Transistors QP and QQ comprise a complementary output driver and are always biased slightly on by diodes NCR1 and NCR2.

The quiescent current in the output driver is nominally 6.5 ma and the maximum signal amplitude for the circuit is ± 5 volts.



NOTE: VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.

7J348

LOW PASS FILTER AND AMPLIFIER - SCC


The SCC circuit consists of a bilevel current switch with a bidirectional current pump, a filter capacitor, and a level shifter. The circuit converts TTL input signals from a comparator circuit to produce a dc voltage level at TPB. Because of the phase locked oscillator closed loop, the current pump drives the dc level at TPB to reach a 50/50 duty cycle when the signal at input B is a square waveform. Frequency synchronism has been achieved at this point. A change in data frequency causes a change in voltage at TPB. A separate TTL input signal selects one of two possible current levels for the current pump.

QN, QP, QQ, NRA, NRB, NRC, NRD, NCRB, and NCRC form the bilevel current switch. For fast frequency synchronism, input A is a TTL "zero", turning all three transistors off and forward biasing NCRB and NCRC. This adds the current from NRC and NRD to the normal current pump level resulting in a high drive current. In the normal operating mode, input A is a "one", turning on QN, QP, and QQ. This back biases NCRB and NCRC, resulting in normal current pump drive.

NRG, NVRF, and NRE form a reference voltage divider for the current pump. NRF and QS is the negative-going current sink. This sinks a current of approximately 2 ma continually. NCRA, NRH, RNI, and QR form a switchable current source of approximately 5 ma. When a square wave of TTL logic level is applied to the zero "OR" gate of input B, NCA alternately is charged and discharged by 2 ma. The charge/discharge times under normal operating conditions are long compared to the input pulse times; therefore, the voltage across NCA has very little ac component in it.

Resistor NRK generates an ac component to ride on the dc voltage existing across NCA. This ac component is controlled by the value of NRK and the currents from the bidirectional pump. The net result at output C is a dc voltage which corresponds to a particular input data frequency with a square waveform superimposed on it for phase synchronism purposes.

QT, NCRE, NCRF, and NRL form a buffer and level shifting circuit. They shift the waveform at base of QT negatively to a level appropriate for controlling the voltage controlled oscillator.



NOTE:



VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.

7/58A

VOLTAGE COMPARATOR - SCD

The SCD circuit compares a voltage at its input (A) against a reference voltage and outputs a bi-level digital signal at C.



Input A typically is connected to the output of circuit SCE. Input B is typically +12 volts, and normal or "no fault" condition would be for 0 or 1 of the inputs of the summing ladder (SCE) to be grounded and the remaining inputs to be open. SCE would then output a voltage (to input A) higher than the reference voltage at the base of QP. QN then would be turned off and QP turned on driving output C to +5 volts. An abnormal or "fault" condition would be for 2 or more inputs of the summing ladder (SCE) to be grounded with the remaining inputs open. This would cause the voltage at point A to be lower than the reference voltage at the base of QP. QN would then be turned on and QP turned off. Point C would then switch to -5 volts.



NOTE: VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY. 7J36A

Summing Ladder - SCE

The summing ladder SCE circuit is a network of resistors with the output connected to a voltage source through a common resistor such as input A on the SCD circuit. This forms a resistor divider circuit with an output voltage dependent upon the number of inputs (resistors) being connected to ground potential. One or more comparators could be connected to the output to check for a particular number of inputs being connected to ground.



NOTE:




VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.

7J113A

BUFFER AMPLIFIER - SCG

The SCG circuit is a buffer amplifier designed to increase the output signal driving capability of a differentially amplified signal read from the servo head.

QN and QP are emitter followers that present comparatively high input impedance and low out impedance.





NOTE: VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.

7J166A

TERMINATOR/DIVIDER SCL

The SCL circuit consists of a line terminator network (NR1 and NR4) and a resistor divider network (NR2, NR5, NR7, and NR8). Resistors NR6 and NR9 supply a bias voltage to outputs C and D. This bias voltage insures a definite state for the following receiver circuit.

NR3 and NC1 offer a high DC resistance and provide a low AC impedance to ground.



NOTE *

VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.


7J110

DIVIDER NETWORK – SCM

Resistor divider network SCM supplies various reference voltages for comparator circuits.

Input B (V_B) is typically $-.7$ volts. Input A (V_A) varies from $-.7$ to $+1.5$ volts, depending on read back voltage amplitude.




Output D will be $.72 \times (V_A - V_B)$. TZR1, DR1 and NR6 provides a regulated voltage which keeps the reference voltage at output E stable after NR5 has been test selected. Output E will be approximately $-.6$ volts.



FREQUENCY CONTROL NETWORK - SCN

The SCN circuit is used to control the free-running frequency of the type 579 voltage controlled oscillator integrated circuit. The free-running frequency is the nominal frequency of the 579 without data inputs. The actual frequency of the 579 will deviate from nominal because of minor variations in the disk pack rotational speed.

Resistors NR7 and NR12 are selected (both may not be required) to set the voltage at V1 equal to +6.5 volts. This voltage, plus the capacitance introduced by NC8 and NC9, are applied to pins 5 and 6 of the 579 to set the free-running frequency. Capacitor NC9 is selected for precise frequency control. The frequency is approximately 12 MHz if NC9 is 3 picofarads; it is about 1.6 MHz if NC9 is 150 picofarads.



NOTES:

- ① COMPONENT VALUES VARY
- ② NOT USED ON UBF

6T155

DELAY - UBD/UBE/UBF/UBH


The capacitor delay circuits delay a "1" input at A for a specified period of time before providing a "1" output at B. Delay time for a "0" pulse is negligible.

Assume a "0", ground, enters at A. If the capacitor is discharged, it remains discharged and the output remains "0". If the capacitor is charged when the "0" signal appears, the capacitor discharges almost instantaneously, and the "0" appears with no noticeable delay.

If a "1", +3 volts, enters A while the capacitor is discharged, the capacitor must first charge to a minimum "1" voltage before a "1" can appear at B. The required charge time is the delay time of the circuit. The charge time is dependent on the capacitor value, the resistance between the source voltage and the capacitor, and the minimum voltage required to produce a "1" output.

Delay times for capacitive delays used are as follows:

Delay type	Time
UBD	200 nsec
UBE	0.5 ms
UBF	0.2 ms
UBH	100 nsec



Delay - UC-



The UC-delay circuit is used to delay open-collector integrated circuits. The circuit delays a "1" input before providing a "1" output at B. The delay time for a "0" pulse is negligible. The delay circuit consists of a resistor connected to +5 volts and a capacitor connected to ground.

Assume that a "0" (ground) enters at A. If the capacitor is discharged, it remains discharged. The output is an immediate "0". If the capacitor is charged when the "0" signal enters, it discharges almost instantaneously. The "0" appears at output B with no noticeable delay.

If a "1" (+3.0v) enters at A, and the capacitor is discharged, the capacitor must first charge to a minimum "1" voltage (typically +0.7v) before the "1" appears at output B. The time necessary to charge the capacitor to this minimum voltage is the delay time of the circuit. The charge time is dependent on the value of the capacitor, the value of the resistor, and the minimum voltage required to produce a "1" response.

Characteristics of the UC-circuits are as follows:

<u>Circuit Type</u>	<u>Capacitance</u>	<u>Resistance</u>	<u>Delay</u>
UCF	1500 PF	1K	350 nsec
UCH	390 PF	1K	100 nsec
UCJ	22 μ F	2.7K	10 μ sec
UCL	390 PF	2.2K	155 nsec
UCN	3300 PF	2.7K	1.5 μ sec
UCT	2200 PF	2.7K	1.0 μ sec






NOTE: VOLTAGE AND COMPONENT VALUES
ARE FOR REFERENCE ONLY.

8062A

DELAY - UEB

The UEB circuit delays application of ground to a standard TTL gate during a power-up sequence.

During power off phase (T_0), capacitor NC1 is discharged by NR4, NCR2 and NCR3. Applying +5v power (T_1) raises output A to +5v as power comes up. At this time (T_1) Q1 is off and NC1 is charging. As the voltage across NC1 approaches 5 volts, Q1 turns (T_2) on reducing output A to about 0 volts.



NOTE:

VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.




VJ125

LEVEL SHIFTER – VAF

The VAF circuit receives the differentially amplified signal read by the servo head. It level-shifts the dc baseline of this signal to permit it to be analyzed by a differential voltage comparator.

Capacitors XC5 and XC6 block the dc level of the input while permitting the ac signal to pass. The resistors set the new dc baselines of the signal as shown in the illustration. Capacitors XC7 and XC8 shunt noise to ground.

The dc levels establish the switching point of the following comparator circuit. In its typical application, the next circuit switches state when output C is negative with respect to output D. The bias provided by the VAF circuit permits the comparator to switch state for about 50% of the time that input A is negative with respect to input B.



NOTE: VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.


7J38

RELAY DRIVER - VHI

The VHI circuit drives a relay armature terminated at +V volts. Output B of the circuit functions to apply or remove ground so that the +V source may pull or drop the relay.

An input of +1 volt at A turns transistor QN on. The collector of QN goes low which turns transistor QP off. As a result, output B goes to +V and the relay is de-energized.

A -1 volt at input A turns off transistor QN. (Diode CR3 limits the reverse bias on QN to -0.7 volts.) The collector of QN now goes high which turns on transistor QP. This causes output B to go low, near 0 volts, energizing the load.




NOTE:
VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.

7J39

LEVEL TRANSLATOR - VHJ

The VHJ circuit converts TTL logic levels to +V and -5 volt levels where +V = 1.4 to 2.4 volts.

When a "0" (0v to +.4v) is applied to input A, QN turns on and applies +V (minus $V_{ce\ sat}$) to output B. When a "1" (+2.4v to +5v) is applied to A, QN turns off and output B switches to -5 volts.






NOTE:
VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.

7J40

INTEGRATING LEVEL TRANSLATOR - VHK

The VHK circuit is a voltage level shifter that slows down and controls "turn on" and "turn off" transition times.

With an input to A of +.7 volts or greater (current limited to 20 ma), QN turns on with output B going to ground at a rate controlled by collector-base feedback capacitor NC1. With an input of 0 volts to -3 volts, QN turns off and output B is disconnected from ground.



NOTE: VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY. 7J41A


AND GATE - VHL

The VHL circuit is an erase current driver with a two AND function input.

Input A is normally connected to the output of a TTL open collector gate. Input B is normally connected to pin B of the FAG circuit which can vary from +12 volts to +15 volts. Output C gets connected to an erase head winding.

When input A is open ("1" output condition of open collector TTL gate) and input B is high (+12 v to +15 v), divider XR5 and XR4 insures a "1" condition at gate input pin 3. With inversion of the gate, pin 4 is a "0" (0 volts). This turns QN "on" and applies +V (approximately +12v) to the erase termination resistor NR4 which determines the amount of erase current to the head.

If either input A or B is held at a "0" condition, the output of gate 200 (pin 4) will go to +V (open collector output), QN will be turned "off" and no erase current will flow.






NOTE:
VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY. 7J42

FAULT DETECTOR - VHM

The VHM circuit compares a voltage at its input (A) against a reference voltage and outputs a bi-level digital signal at C.

Input A is typically connected to output G of a write driver (JAG) circuit. Input B is connected to a controlled current source (FAG) with an output between +12 to +15 volts, dependent upon the current drain at QP.

The voltage level at input A is determined by the current flow into A through NR1 to -5 volts. With no current into A (A low) the voltage at A is -5 volts which is less than the voltage at the base of QP. QN is off, QP is on, and output C gets clamped at the saturated level of about -1.5 volts or at -.7 volts if output C is connected to a TTL gate input that has a diode clamp. When current flow into A exceeds approximately 2.7 ma, the voltage at A becomes more positive than at the base of QP. QN turns on, QP turns off, and output C rises to +5 volts.



NOTE:

VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.

7J96

ERASE CURRENT DRIVER - VHP


The VHP circuit provides approximately 100 ma of current (output D) for the erase coil of a read/write head. The circuit includes an output (C) bi-level signal to indicate whether the erase current is on or off.

Input A is connected to the output of an open collector IC TTL gate. Input B is connected to the write voltage (Vw) which can vary from 12 to 14.5 volts or it can be shut off (0 volts).

Both input A and B have to be "1's" to activate QN which provides erase current through NR5 to output D. A "1" at A is the "open" state of the open collector IC. A "1" at B is Vw = 12 to 14.5 volts. These input conditions cause a "0" at pin 4 of 200 element which will turn QN "on". When QN is on, Vr is applied to NR5 and NR6. Output D is connected to an erase coil winding so the current is controlled by the ratio of Vr to NR5. The voltage drop across NR5 is across NR6 and emitter-base of QP. This turns on QP which supplies a collector current of .028X (current at output D). This changes the voltage at output C from -1.8 volts to +2 volts.

A "0" (0 volts) at either input A or B will cause a "1" at pin 4 output of element 200. QN will turn off eliminating erase current at output D. No voltage drop across NR5 causes QP to turn off and output C goes back to -1.8 volts.

NQ1 slows down the rise and fall times of erase current transitions.



NOTE:

VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.

7J94




LEVEL TRANSLATOR – VHQ

The VHQ circuit translates digital signal levels of 0V and +5V to digital levels of +4V and -10V respectively.

A "0" (0V to +.5V) at input A causes QN to turn on and apply +5V minus V_{TCR1} or about +4 volts at output B.

A "1" (input open or +5 volts) at input A causes QN to turn off and output B goes to -10 volts through load resistor NR3.

An open collector IC or discrete transistor is used to provide the described input conditions at input A.



NOTE:
VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.

7J99A




TIME CONSTANT SWITCH - VHR

The VHR circuit converts digital signals to integrator response times by switching a resistor in and out of an RC circuit. The integrator is made up of NR5, NR6, and NC1 with the input at B and output at C. The response time of this integrator can be changed by causing QP to switch NR5 in or out of the circuit.

Full wave rectification of read head signals is entered at B. The integrated output at C is a DC level which is an average value of the input signal waveform.

A "0" (0V to +.5V) at input A causes QN to turn on and apply +5V minus V_{TVR1} or about +2 volts at the base of QP. This causes QP to turn off which puts NR5 in series with NR6 and the time constant (response time) of the integrator becomes (NR5 + NR6) times (NC1).

A "1" (input open or +5 volts) at input A causes QN to turn off. QN collector goes toward -5 volts through NR3. This causes QP to turn on which "shorts out" NR5 leaving NR6 and NC1 to form the integrator. The time constant (response time) then becomes (NR6) times (NC1).



NOTE:
VOLTAGE AND COMPONENT VALUES
ARE FOR REFERENCE ONLY.


8057

RELAY DRIVER - VKK

The VKK circuit drives a relay armature terminated at +V volts. Output B of the circuit functions to apply or remove ground so that the +V source may pull or drop the relay.

An input of about +1 volt at A turns QN on. The collector of QN goes low which turns QP off. As a result, output B goes to +V and the relay is de-energized.

A -1 volt turns QN off. The collector of QN goes high which turns QP on. This causes output B to go low, energizing the load.



NOTE:

VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.




7J43

AND GATE - VKM

The VKM circuit is a two input gate with output levels of +20 volts and -9 volts.

Input A is typically connected to output B of VHK circuit and input B is connected to output C of VKN circuit through an 820 ohm current limiting resistor.

Diode NCR1 provides breakdown protection for the base emitter junction of QN when inputs A and B conditions cause reverse bias.






NOTE: VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.

7 J44

TWO INPUT AND GATE - VKN

The VKN circuit is a two input AND gate with input voltage levels matched to TTL threshold levels (approximately 1.4 volts) by NCR1.

Output voltages of +5 or -10 volts are current limited by resistors NR7 and NR6.



NOTE: VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.

7J53A



PULSE FORMER-XAF

The XAF circuit generates a negative pulse at output C for each positive going transition at either input A or B. Inputs and outputs are TTL compatible levels.

A negative going transition ("0") on input A and a positive going transition ("1") on input B cause a transition to ground at pin 3 of 173H (open collector IC) and a transition toward +5 volts at pin 11 through resistor A3R1. The "0" going transition is coupled through capacitor A3C1 and forces a negative spike on pin 11. This causes a delay in reaching the switching threshold of the output inverter, producing a negative pulse (TPW1) at output C for the duration of the delay (pulse width is determined by RC network A3C1 and A3R1).

The opposite condition on inputs A and B form the next pulse except using the RC network A3C1 and A3R2.

A3CR1, A3AR2 and A3CR3 clamp the positive excursion on pins 3 and 11 at approximately +2.2 volts to make the pulse width insensitive to repetition frequency variation up to 4 MHz and 50% duty cycle.



NOTES:

1. VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.

② D2 = 150PF
E2 = 100PF

7J02A



PULSE GENERATOR – XAG

The XAG circuit generates a positive pulse output at C for each positive going transition at either input A or B. Inputs and outputs are TTL compatible levels.

A positive going transition ("1") on input A and a negative going transition ("0") on input B cause a transition to ground at pin 3 of 173H (open collector IC) and a transition toward +5 volts at pin 11 of 173H through resistor NR3. The "0" going transition is coupled through capacitor NC1 and forces a negative spike on pin 11. Therefore, the voltage at pin 11 starts from a negative level and rises toward +5 volts at an RC time rate determined by NC1 and NR3. This causes a delay in reaching the switching threshold of the following inverter and produces a positive pulse at "OR'ed" output C for the duration of this delay (TPW1).

The opposite conditions on inputs A and B form the positive pulse (TPW2) at "OR'ed" output C determined by the RC network of NC1 and NR1.

TCR1, TCR2, TCR3, TCR4, and TCR5 clamp the positive excursion on pins 3 and 11 at approximately +2.5 volts to make the pulse width insensitive to repetition frequency variation up to 4 MHz and 50% duty cycle.



NOTE:

VOLTAGE AND COMPONENT VALUES ARE FOR REFERENCE ONLY.

7J109

DELAY - XAH

The XAH circuit consists of a one shot integrated circuit (with external RC network) used in an application which results in delayed outputs rather than one shot pulse outputs.

A "0" (0V to +.5V) at input A (pin 11) causes outputs B and C to remain in an inactive state, "1" and "0" respectively.


When input A is released or open, the delay time out begins. At the end of the delay time, outputs B and C change state to a "0" and "1" respectively. The delay time is approximated by $TD = .32 RC$, where $C = NC1$ and $R = NR3 + NR2 // NR4$. A return to a "0" at input A immediately resets outputs B and C to their original states of "1" and "0" respectively.

An open collector output integrated circuit such as a 173H or 200 is used to provide the described input conditions at A.

Resistor RN1 is an input gate pullup to insure a constant "1" condition on pins 3 and 4.

SECTION 4

CARD DIAGRAMS



SHEET REVISION STATUS						REVISION RECORD					
REV	ECO	DESCRIPTION				DRFT	DATE	CHKD	APP		
A	123000	RELEASED					5-1-72				

NOTE:

1. UNLESS OTHERWISE SPECIFIED:
 ALL ZENER DIODE VOLTAGE TOLERANCES: $\pm 5\%$
 ALL TRANSISTORS, SPNP, 2N4916, 50211610.
 ALL DIODES, SILICON, 24553500.

2. IC, TSTR ARRAY, CA3018, 50251100.
 3. TSTR, DUAL SNPN, 24551000.
 4. TSTR, SNPN, 2N3646, 50210310.
 5. TSTR, SNPN, 2N3569, 50210811.
 6. TSTR, SNPN, 50210104.
 7. TSTR, SNPN, MATCHED PAIR, 50212201.
 8. DIODE, SILICON, ZENER, 4.1V, 92115027.
 9. TRANSISTOR, SPNP, 2N3638, 50210610.
 10. TRANSISTOR, SPNP, 2N4258, 50211510.
 11. SEE TABLE I FOR CHANNELS 0 THRU 18, TRANSISTOR, TEST POINT, RESISTOR, DIODE, AND CAPACITOR TRANSPOSITION.
 12. BUS LINES TO CHANNELS 1 THRU 18.
 13. PIN 10, U-103, IS CONNECTED TO -9V.

REFERENCE DRAWINGS		CONTROL DATA		NORMANDALE DIVISION		TITLE	
COMP ASSY: 72829606		FIRST USED ON		8R3A3		SCHEMATIC DIAGRAM	
		OWN		D. Mack		4-24-72	
		CHK		M. Hanson		5-4-72	
		ENGR		D. Young		6-6-72	
		MFG		D. J. Jones		6-6-72	
		APPR				6-6-72	
COMPONENTS, EXCEPT AS NOTED							
RES	TOLERANCE	VALUE	RATING				
	$\pm 5\%$	OHMS	1/4 W				
CAP	TOLERANCE	VALUE	RATING				
	$\pm 10\%$						
CODE IDENT		DRAWING NUMBER		CD			
19333		C 72829706		0			
SHEET 1		OF 3		HOP			

REVISION RECORD							
REV	ECO	DESCRIPTION	DRFT	DATE	CHKD	APP	
A		SEE SHEET 1 FOR REV					




TABLE I

CHANNEL	I/P PIN	TSTR	TSTR	TSTR	TSTR	TSTR	TEST POINT	TEST POINT	RES	RES	RES	RES	RES	RES	DIODE	DIODE	CAP	DIODE
0	P1-68	Q1	Q2	Q3	Q4	Q5	0a	0b	IR1	2R1	4R1	3R1	5R1	IR2	ICR1	ICR2	5C1	ICR4
1	78	Q6	Q7	Q8	Q9	Q10	1a	1b	6R1	7R1	9R1	8R1	10R1	6R2	6CR1	6CR2	10C1	6CR4
2	8A	Q11	Q12	Q13	Q14	Q15	2a	2b	11R1	12R1	14R1	13R1	15R1	11R2	11CR1	11CR2	15C1	11CR4
3	88	Q16	Q17	Q18	Q19	Q20	3a	3b	16R1	17R1	19R1	18R1	20R1	16R2	16CR1	16CR2	20C1	16CR4
4	10A	Q21	Q22	Q23	Q24	Q25	4a	4b	21R1	22R1	24R1	23R1	25R1	21R2	21CR1	21CR2	25C1	21CR4
5	118	Q26	Q27	Q28	Q29	Q30	5a	5b	26R1	27R1	29R1	28R1	30R1	26R2	26CR1	26CR2	30C1	26CR4
6	11A	Q31	Q32	Q33	Q34	Q35	6a	6b	31R1	32R1	34R1	33R1	35R1	31R2	31CR1	31CR2	35C1	31CR4
7	128	Q36	Q37	Q38	Q39	Q40	7a	7b	36R1	37R1	39R1	38R1	40R1	36R2	36CR1	36CR2	40C1	36CR4
8	12A	Q41	Q42	Q43	Q44	Q45	8a	8b	41R1	42R1	44R1	43R1	45R1	41R2	41CR1	41CR2	45C1	41CR4
9	P1-13A	Q46	Q47	Q48	Q49	Q50	9a	9b	46R1	47R1	49R1	48R1	50R1	46R2	46CR1	46CR2	50C1	46CR4
10	P2-2A	Q51	Q52	Q53	Q54	Q55	10a	10b	51R1	52R1	54R1	53R1	55R1	51R2	51CR1	51CR2	55C1	51CR4
11	3A	Q56	Q57	Q58	Q59	Q60	11a	11b	56R1	57R1	59R1	58R1	60R1	56R2	56CR1	56CR2	60C1	56CR4
12	38	Q61	Q62	Q63	Q64	Q65	12a	12b	61R1	62R1	64R1	63R1	65R1	61R2	61CR1	61CR2	65C1	61CR4
13	48	Q66	Q67	Q68	Q69	Q70	13a	13b	66R1	67R1	69R1	68R1	70R1	66R2	66CR1	66CR2	70C1	66CR4
14	68	Q71	Q72	Q73	Q74	Q75	14a	14b	71R1	72R1	74R1	73R1	75R1	71R2	71CR1	71CR2	75C1	71CR4
15	78	Q76	Q77	Q78	Q79	Q80	15a	15b	76R1	77R1	79R1	78R1	80R1	76R2	76CR1	76CR2	80C1	76CR4
16	88	Q81	Q82	Q83	Q84	Q85	16a	16b	81R1	82R1	84R1	83R1	85R1	81R2	81CR1	81CR2	85C1	81CR4
17	9A	Q86	Q87	Q88	Q89	Q90	17a	17b	86R1	87R1	89R1	88R1	90R1	86R2	86CR1	86CR2	90C1	86CR4
18	P2-108	Q91	Q92	Q93	Q94	Q95	18a	18b	91R1	92R1	94R1	93R1	95R1	91R2	91CR1	91CR2	95C1	91CR4

SCHEMATIC DIAGRAM
HEAD CONNECTOR
& PREAMP


SCHEMATIC DIAGRAM
HEAD CONNECTOR
& PREAMP

CODE IDENT 19333 C DWG NO 72829706 CD 0
SHEET 2

728297064

A

REVISION RECORD						
REV	ECO	DESCRIPTION	DFT	DATE	CHKD	APP
A		SEE SHEET 1 FOR REV				




NORMAN DALE DIVISION	SCHEMATIC DIAGRAM HEAD CONNECTOR & PREAMP	CODE IDENT		DWG NO		CD	
		19333	C	72829706	0		
				SHEET 3			

72829706

70629100 G

4-2.3



SHEET REVISION STATUS										REVISION RECORD				
REV	ECO	DESCRIPTION	DFT	DATE	CHKD	APP								
A		RELEASED												

NOTE:

1. UNLESS OTHERWISE SPECIFIED:
 ALL ZENER DIODE VOLTAGE TOLERANCES $\pm 5\%$
 ALL TRANSISTORS, SPNP, 2N4916, 50211610.
 ALL DIODES, SILICON, 24553500.

- △ IC, TSTR ARRAY, CA3018, 50251100.
 △ TSTR, DUAL 5NPN, 24551000.
 △ TSTR, SPNP, 2N3646, 50210310.
 △ TSTR, SPNP, 2N3569, 50210811.
 △ TSTR, SPNP, 50210104.
 △ TSTR, SPNP, MATCHED PAIR, 50212201.
 △ DIODE, SILICON, ZENER, 4.1V, 92115027.
 △ TRANSISTOR, SPNP, 2N3638, 50210610.
 △ TRANSISTOR, SPNP, 2N4256, 50211510.
 △ SEE TABLE 1 FOR CHANNELS 0 THRU 18,
 TRANSISTOR, TEST POINT, RESISTOR, DIODE,
 AND CAPACITOR TRANSPOSITION.
 △ BUS LINES TO CHANNELS 1 THRU 16.
 △ PIN 10, U-103, IS CONNECTED TO -9V.

REFERENCE DRAWINGS		CONTROL DATA		NORMANDALE DIVISION		TITLE	
COMP 4317		BR3A3				SCHEMATIC DIAGRAM	
						HEAD CONNECTOR & PREAMP	
						TYPE DZPN	
COMPONENTS LISTED		TOLERANCE		CODE IDENT		DRAWING NUMBER	
RES $\pm 5\%$		2-43		19333		72829712	
CAP $\pm 10\%$		1/4 W		C		8	

SHEET 1 OF 3

4-2.4

REVISION RECORD						
REV	ECO	DESCRIPTION	DEPT	DATE	CHKD	APP
A		SEE SHEET 1 FOR REV				




TABLE 1

CHANNEL	I/P PIN	7STR	7STR	7STR	7STR	7STR	7TEST POINT	7TEST POINT	RES	RES	RES	RES	RES	RES	DIODE	DIODE	CAP	DIODE
1	P1-66	Q1	Q2	Q3	Q4	Q5	9a	9b	1R1	2R1	3R1	4R1	5R1	6R1	1C1	1C2	1C3	1C4
2	76	Q6	Q7	Q8	Q9	Q10	1a	1b	6R1	7R1	8R1	9R1	10R1	11R1	11C1	11C2	11C3	11C4
3	6A	Q11	Q12	Q13	Q14	Q15	2a	2b	11R1	12R1	13R1	14R1	15R1	16R1	16C1	16C2	16C3	16C4
4	66	Q16	Q17	Q18	Q19	Q20	3a	3b	16R1	17R1	18R1	19R1	20R1	21R1	21C1	21C2	21C3	21C4
5	10A	Q21	Q22	Q23	Q24	Q25	4a	4b	21R1	22R1	23R1	24R1	25R1	26R1	26C1	26C2	26C3	26C4
6	118	Q26	Q27	Q28	Q29	Q30	5a	5b	26R1	27R1	28R1	29R1	30R1	31R1	31C1	31C2	31C3	31C4
7	11A	Q31	Q32	Q33	Q34	Q35	6a	6b	31R1	32R1	33R1	34R1	35R1	36R1	36C1	36C2	36C3	36C4
8	128	Q36	Q37	Q38	Q39	Q40	7a	7b	36R1	37R1	38R1	39R1	40R1	41R1	41C1	41C2	41C3	41C4
9	12A	Q41	Q42	Q43	Q44	Q45	8a	8b	41R1	42R1	43R1	44R1	45R1	46R1	46C1	46C2	46C3	46C4
10	P1-13A	Q46	Q47	Q48	Q49	Q50	8a	8b	46R1	47R1	48R1	49R1	50R1	51R1	51C1	51C2	51C3	51C4
11	P2-2A	Q51	Q52	Q53	Q54	Q55	10a	10b	51R1	52R1	53R1	54R1	55R1	56R1	56C1	56C2	56C3	56C4
12	3A	Q56	Q57	Q58	Q59	Q60	11a	11b	56R1	57R1	58R1	59R1	60R1	61R1	61C1	61C2	61C3	61C4
13	38	Q61	Q62	Q63	Q64	Q65	12a	12b	61R1	62R1	63R1	64R1	65R1	66R1	66C1	66C2	66C3	66C4
14	48	Q66	Q67	Q68	Q69	Q70	13a	13b	66R1	67R1	68R1	69R1	70R1	71R1	71C1	71C2	71C3	71C4
15	68	Q71	Q72	Q73	Q74	Q75	14a	14b	71R1	72R1	73R1	74R1	75R1	76R1	76C1	76C2	76C3	76C4
16	78	Q76	Q77	Q78	Q79	Q80	15a	15b	76R1	77R1	78R1	79R1	80R1	81R1	81C1	81C2	81C3	81C4
17	88	Q81	Q82	Q83	Q84	Q85	16a	16b	81R1	82R1	83R1	84R1	85R1	86R1	86C1	86C2	86C3	86C4
18	9A	Q86	Q87	Q88	Q89	Q90	17a	17b	86R1	87R1	88R1	89R1	90R1	91R1	91C1	91C2	91C3	91C4
19	P2-106	Q91	Q92	Q93	Q94	Q95	18a	18b	91R1	92R1	93R1	94R1	95R1	96R1	96C1	96C2	96C3	96C4

SCHEMATIC DIAGRAM
TYPE DZPN

CODE 19333	DWG NO 72829712	CS 8
	SHEET 2	


W 72829712

70629100 G

70629100 G

4-3


REVISION RECORD						
REV	ECO	DESCRIPTION	DEPT	DATE	CHD	APP
A		SEE SHEET 1 FOR REV				




SCHEMATIC DIAGRAM
TYPE DZPN

CODE IDENT	19333	DOC NO	72829712	CD	8
		SHEET 3			

72829712




REVISION RECORD						
REV	ECO	DESCRIPTION	DRFT	DATE	CHKD	APP
C		SEE SHEET 1 FOR REV				




CONTROL DATA
NORMANDALE
DIVISION

**SCHEMATIC DIAGRAM
TRACK SERVO PREAMP**

CODE IDENT	DWG NO	CD
19333	73485400	3
	SHEET 2	







SEE SHEET 1

CHANNEL I/O
& CABLE INTERLOCK
TYPE AAFV

19333	54092200	2
2		


54092200








B 54093400


A












REVISION RECORD						
REV	ECO	DESCRIPTION	DRFT	DATE	CHKD	APP
		SEE SHEET 1 FOR REV				





SCHEMATIC DIAGRAM		CODE IDENT	DWG NO	CD
TYPE 1ARV		19333	54096200	8
NORMANDALE DIVISION		SHEET 2		

SHEET REVISION STATUS				REVISION RECORD						
REV	ECO	DESCRIPTION	DRFT	DATE	CHKD	APP				
A	23000	RELEASED		7/17/71		RH				

NOTE:

1. UNLESS OTHERWISE SPECIFIED:
ALL DIODES, SILICON, 92115023.
ALL IC'S HAVE PIN 7 CONNECTED TO GND, PIN 14 CONNECTED TO +5V.
2. DIODE, LIGHT EMITTING, 94256300.
3. IC U-A4 HAS PIN 13 CONNECTED TO -5V.
4. JUMPER PLUG - DELAY TIME TO BE SELECTED PER ENGINEERING TEST PROCEDURE.
5. MATCHED WITH 1ARV PER ENG. TEST PROCEDURE
6. DIODE, SHOTTKY BARRIER, 50241400.





REFERENCE DRAWINGS				CONTROL DATA		NORMANDALE DIVISION		TITLE		
COMP ASSY: 54096500				USED ON	BR301			SCHEMATIC DIAGRAM		
				DWN	6-28-71			DATA SEPARATOR		
				CHK	7-13-71			TYPE 1ASV		
				ENGR	7-16-71					
COMPONENTS, EXCEPT AS NOTED				MFG	7-16-71					
RES	±5%	OHMS	1/4 W	APP	7-16-71			CODE IDENT	19333	DRAWING NUMBER
CAP	-30%								C	54096600
								CD		
								SHEET 1 OF 3		


HPD




REVISION RECORD						
REV	ECO	DESCRIPTION	DRFT	DATE	CHKD	APP
1		SEE SHEET 1 FOR REV				



CONTROL DATA NORMANDALE DIVISION	SCHEMATIC DIAGRAM DATA SEPARATOR TYPE 1ASV		CODE IDENT 19333	DWG NO 54096600	CD 9
			SHEET 3		







2								1	1						
SHEET REVISION STATUS								REVISION RECORD							
								REV	ECO	DESCRIPTION		DRAFT	DATE	CHKD	APP
								A	S 23000	RELEASED			1/19/91		J. T.

NOTE :


1. UNLESS OTHERWISE SPECIFIED:
ALL TRANSISTORS, SPNP, 2N3646, 50210310
ALL DIODES, SILICON, PLANAR, 24553500
ALL IC'S HAVE PIN 7 CONNECTED TO GND
AND PIN 14 CONNECTED TO +5V.
2. TRANSISTOR, SPNP, 2N5456, 50212100
3. TRANSISTOR, SPNP, 2N4916, 50211610.
4. TRANSISTOR, SPNP, 2N4258, 50211510.
5. TRANSISTOR, SPNP, 2N3645, 50211210.
6. TRANSISTOR, SPNP, 2N3638, 50210610.
7. TRANSISTOR, SPNP, 2N4923, 50220902.
8. TRANSISTOR, SPNP, PLANAR, 24562100.
9. DIODE, SILICON, 50241400.
10. DIODE, GERMANIUM, 11801200.
11. RESISTOR SELECTED PER ENGINEERING TEST PROCEDURE.
12. IC'S U-84 AND U-D3 HAVE PIN 7 CONNECTED TO GND, PIN 13 CONNECTED TO -5V AND PIN 14 CONNECTED TO +5V




REFERENCE DRAWINGS		CONTROL DATA		NORMANDE DIVISION		TITLE	
COMP ASSY: 54097301		BR301		SCHEMATIC DIAGRAM WRITE, ERASE & FAULT TYPE AAUV			
		FIRST USED ON		CODE IDENT			
		DWN		DRAWING NUMBER			
		CHK		19333 C 54097401			
COMPONENTS, EXCEPT AS NOTED		ENGR					
TOLERANCE		MFG					
± 5%		APPR					
VALUE							
OHMS							
1/4 W							
CAP							
-30%							
				SHEET 1 OF 4			



REVISION RECORD						
REV	ECO	DESCRIPTION	DRFT	DATE	CHKD	APP
A		SEE SHEET 1 FOR REV				



REVISION RECORD						
REV	ECO	DESCRIPTION	DRFT	DATE	CHKD	APP
A		SEE SHEET 1 FOR REV				



CONTROL DATA
NORMANDALE
DIVISION

SCHEMATIC DIAGRAM
WRITE, ERASE, & FAULT
TYPE AAUV


CODE IDENT
19333

C


DWG NO
54097401

CD
1

SHEET 4





REVISION RECORD					
REV	ECO	DESCRIPTION	DRFT	DATE	BY
1		SEE SHEET 1 FOR REV			



REVISION RECORD						
REV	ECO	DESCRIPTION	DRFT	DATE	CHKD	APP
A		SEE SHEET 1 FOR REV				

PI 246




CONTROL DIVISION
NORMANVILLE



SCHEMATIC DIAGRAM
READ AMPLIFIER
TYPE 1AVV

CODE IDENT	DWG NO	CD
19333	54097800	4
SHEET 3		

W54097800




SHEET REVISION STATUS										REVISION RECORD						
										REV	ECO	DESCRIPTION	DRFT	DATE	CHKD	APP
										A	PE 23600	RELEASED	20	0-3-76		




NOTE:

1. UNLESS OTHERWISE SPECIFIED:
ALL 14 PIN IC'S HAVE PIN 7 CONNECTED TO
GND AND PIN 14 CONNECTED TO +5V
2. ALL 16 PIN IC'S HAVE PIN 8 CONNECTED TO GND
AND PIN 16 CONNECTED TO +5V.
3. DELAY FOR REFERENCE ONLY.

REFERENCE DRAWINGS		CONTROL DATA CORPORATION		NORMANDALE DIVISION	TITLE					
COMP ASSY 64100500		FIRST USED ON		BR3A8B		SCHEMATIC DIAGRAM INDEX DETECTOR TYPE 2BBV				
		DWN		O. G. TUTTLE 9-5-72						
		CHK		P. Varian 7-17-72						
		ENGR		P. Weber 8/6/72						
COMPONENTS, EXCEPT AS NOTED				MFG		9-26-72		CODE IDENT	DRAWING NUMBER	C.D.
RES	TOLERANCE	VALUE	RATING	APPR				19333	C 54100600	3
CAP	-30%	OHMS	1/4W							
				SHEET 1 OF 2						





SHEET REVISION STATUS										REVISION RECORD			
REV	ECO	DESCRIPTION			DRFT	DATE	CHKD	APP					
A	FE 23000	RELEASED											

NOTE :

I. UNLESS OTHERWISE SPECIFIED:

ALL TRANSISTORS, SPNP, 2N425B, 50211510.
 ALL DIODES, SCHOTTKY BARRIER, 50241400.
 ALL ZENER DIODE VOLTAGE TOLERANCES $\pm 5\%$
 ALL 14 PIN IC'S HAVE PIN 7 CONNECTED
 TO GND AND PIN 14 TO +5V.

TRANSISTOR, SPNP, 2N3646, 50210310.

DIODE, SILICON, 92115021.

DIODE, SILICON, 92115023.

DIODE, GERMANIUM, 11801200.


TEST SELECT RESISTORS TO BE SELECTED
 FROM DRAWING 94357500 AND INSERTED
 DURING CARO TEST PER RECOMMENDED
 TEST PROCEDURE.

DELAY TIME TO BE SELECTED IN PRODUCTION
 PER RECOMMENDED TEST PROCEDURE.


REFERENCE DRAWINGS				CONTROL DATA		NORMANDALE DIVISION		TITLE			
COMP ASSY : 54105301				FIRST USED ON		BR3A3		SCHEMATIC DIAGRAM			
				DWN		RKR		11-27-72		WRITE CLOCK OSCILLATOR	
				CHK				2-3-72		TYPE ABPV	
COMPONENTS, EXCEPT AS NOTED				ENGR							
TOLERANCE		VALUE	RATING	MFG							
RES	$\pm 1\%$	OHMS	1/4 W	APP							
CAP	$\pm 20\%$										
CODE IDENT								DRAWING NUMBER		CD	
19333								C 54105401		1	
SHEET 1 OF 4											

HPC


REVISION RECORD						
REV	ECO	DESCRIPTION	DATE	CHKD	APP	
A		SEE SHEET 1 FOR REV.				




SCHEMATIC DIAGRAM WRITE CLOCK OSCILLATOR TYPE ABPV		CODE IDENT 19333	C	DWG NO 54105401	CD 1
NORMANDALE DIVISION		SHEET 2			



REVISION RECORD							
REV	ECO	DESCRIPTION	DRFT	DATE	CHNG	APP	
A		SEE SHEET 1 FOR REV.					



SCHEMATIC DIAGRAM				CODE IDENT		DWG NO		TO
WRITE CLOCK OSCILLATOR				19333	C	54105401		
TYPE ABPV				SHEET 4				





NOTE:

1. UNLESS OTHERWISE SPECIFIED:
 ALL TRANSISTORS, SPNP, 2N4258, 50211510.
 ALL DIODES, SCHOTTKY BARRIER, 50241400.
 ALL ZENER DIODE VOLTAGE TOLERANCES $\pm 5\%$
 ALL 14 PIN IC'S HAVE PIN 7 CONNECTED
 TO GND AND PIN 14 TO +5V.
2. TRANSISTOR, SPNP, 2N3646, 50210310.
 3. DIODE, SILICON, 92115021.
 4. DIODE, SILICON, 92115023.
 5. DIODE, GERMANIUM, 11801200.
 6. COMPONENT VALUE TO BE SELECTED PER
 ENGINEERING TEST PROCEDURE.

REFERENCE DRAWINGS			CONTROL DATA		NORMANDALE DIVISION		TITLE	
COMP ASSY: 54105300			BR3A3				SCHEMATIC DIAGRAM	
			DWN				WRITE CLOCK OSCILLATOR	
			CHK				TYPE 28PV	
COMPONENTS EXCEPT AS NOTED			ENGR				LOCAL IDENT	
TOLERANCE			VAL		RATING		DRAWING NUMBER	
RES 21%			OHMS		1/4 W		19333 C 54105400 3	
CAP 220%							SHEET 1 OF 4	

REVISION RECORD						
REV	ECO	DESCRIPTION	DRFT	DATE	CHKD	APP
		SEE SHEET 1 FOR REV.				





SCHEMATIC DIAGRAM		CORE IDENT	DWG NO	CD
WRITE CLOCK OSCILLATOR		19333	C 54105400	3
TYPE 2BPV		SHEET 2		

W54105400 4

A










NOTE:

1. UNLESS OTHERWISE SPECIFIED:
ALL TRANSISTORS, FEY'S 50218200
ALL DIODES, GERMANIUM, 11801200
2. SEE 46325900 FOR SELECTION OF 1R1
AND 13R1.
3. TRANSISTOR, SNPN, 2N3646, 50210310.
4. IC'S U-C3 AND U-C4 HAVE PIN 7
CONNECTED TO GND AND PIN 14
CONNECTED TO +5V.
5. IC'S AR2, AR5, AR6, AR7, AR10, &
AR11 HAVE PIN 4 CONNECTED TO
-14V AND PIN 7 CONNECTED TO
+14V.
6. MATCHED COMPONENTS. SEE 70740800.

REVISION RECORD						
REV	ECO	DESCRIPTION	DRFT	DATE	CHKD	APP
A		SEE SHT 1 FOR REV				




CONTROL DATA
NORMANDEALE
DIVISION

SCHEMATIC DIAGRAM
VOLTAGE GENERATOR,
TRACK SERVO
TYPE ECGV

CODE IDENT	DWG NO	CD
19333 C	54112607	4
	SHEET 2	

W54112607






SHEET REVISION STATUS			REVISION RECORD				
REV	ECO		DESCRIPTION	DRFT	DATE	CHKD	APP
A	PE23000		RELEASED		5-1-73		

REFERENCE DRAWINGS		CONTROL DATA		NORMANDALE DIVISION		TITLE	
COMP ASSY 54112511		BR3A6				SCHEMATIC DIAGRAM VOLTAGE GENERATOR, TRACK SERVO TYPE JCGV	
COMPONENTS (EXCEPT AS NOTED)		FIRST USED ON		DWN		CODE IDENT	
RES ± 1%		CHK		ENGR		19333	
CAP - 30%		MFR		APPR		C	
						DRAWING NUMBER	
						54112611	
						SHEET 1 OF 2	

HPD


REVISION RECORD						
REV	ECO	DESCRIPTION	DRFT	DATE	CHAD	APP
A		SEE SHT 1 FOR REV				



CONTROL DATA
NORMANDALE
DIVISION

SCHEMATIC DIAGRAM
VOLTAGE GENERATOR,
TRACK SERVO
TYPE JCGV




CODE	IDENT	DWG NO	CD
19333	C	54112611	6
SHEET 2			



54112613

A

REVISION RECORD					
REV	ECO	DESCRIPTION	DRFT	DATE	CHND
A		SEE SHT 1 FOR REV			




CONTROL DATA
NORMANDALE
DIVISION


SCHEMATIC DIAGRAM
VOLTAGE GENERATOR,
TRACK SERVO
TYPE KCGV

CODE IDENT	DWG NO	CD
19333	C 54112613	2
SHEET 2		

54112613




REVISION RECORD					
REV	ECO	DATE	BY	CHK	APP
1					
SEE SHEET 1 FOR REV					





SCHEMATIC DIAGRAM
D/A CONVERTER
TYPE ØCSV

14303	54116600	CD 5
2		


54116600









54117406









B 54117802

A




54212601




SHEET REVISION STATUS					REVISION RECORD				
REV	ECO	DESCRIPTION	DFT	DATE	CHKD	APP			
A	PE23000	RELEASED							

NOTE:

- UNLESS OTHERWISE SPECIFIED:
ALL IC PACKAGES HAVE PIN 7 CONNECTED TO GND AND PIN 14 CONNECTED TO +5V.
- DELAY TIMES FOR REFERENCE ONLY.
- TEST SELECT RESISTORS TO BE SELECTED FROM DRAWING 46325900 AND INSERTED DURING CARD TEST PER RECOMMENDED TEST PROCEDURE.
- TRANSISTOR, 2NPN, 2N3565, 50210710.






4-54


70629100 E

REVISION RECORD						
REV	ECO	DESCRIPTION	DRFT	DATE	CHKD	APP
A		SEE SHEET 1 FOR REV				



NORMANDE DIVISION	SCHEMATIC DIAGRAM TYPE AEJV		CODE IDENT 19333	C	DWG NO 54213402	CD 8


SHEET 2




SHEET REVISION STATUS				REVISION RECORD					
REV	ECO	DESCRIPTION	DRFT	DATE	CHKD	APP			
A	2200	RELEASED							

NOTES:

- UNLESS OTHERWISE SPECIFIED:
ALL 16 PIN IC'S HAVE PIN 8 CONNECTED TO GROUND AND PIN 16 CONNECTED TO +5V.
ALL 14 PIN IC'S HAVE PIN 7 CONNECTED TO GROUND AND PIN 14 CONNECTED TO +5V.
ALL TRANSISTORS, SPNP, 2N4258, 50211510.
ALL DIODES, SILICON, SCHOTTY, 50241400.
- DELAY TIME FOR REFERENCE ONLY.
- TEST SELECT RESISTORS TO BE SELECTED FROM DRAWING 94357500 AND INSERTED DURING CARD TEST PER RECOMMENDED TEST PROCEDURE.
- ALL TRANSISTORS, SPNP, 2N3646, 50210310.
- DIODES, SILICON, 92115023.
- DIODES, SILICON, 92115021.
- CONNECTOR PINS 2,3,10,11,12,13, ROW A ARE GROUND.
- IC U-A2, ELEMENT NO. 162, HAS PIN 13 CONNECTED TO -5V.



REVISION RECORD							
REV	ECO	DESCRIPTION			DRFT	DATE	CHKD
A		SEE SHEET 1 FOR REV					





CONTROL DATA
MORRISDALE
DIVISION

SCHEMATIC DIAGRAM
TYPE 3EJV


CODE IDENT	DWG NO	CR
19333	54213401	0
SHEET 2		

W54213401





SHEET REVISION STATUS										REVISION RECORD				
REV	ECO	DESCRIPTION	DRFT	DATE	CHKD	APP								
A	PE13000	RELEASED												



NOTE:

1. UNLESS OTHERWISE SPECIFIED:

ALL TRANSISTORS, SNPN, 2N2221, 50210102.



ALL DIODES, SILICON, 24553500.

ALL IC PACKAGES HAVE PIN 7 CONNECTED TO GND AND PIN 14 CONNECTED TO +5V.

2. DELAY TIMES FOR REF ONLY.


REFERENCE DRAWINGS		CONTROL DATA		NORMANDALE DIVISION		TITLE	
COMP ASSY 54216101		FIRST USED ON		BR3AIG		SCHEMATIC DIAGRAM OPERATOR INTERFACE TYPE AERV	
		OWN		D. G. TUTTLE		1-25-72	
		CHK		[Signature]		12-14-72	
		ENG		[Signature]		12-14-72	
		MFG		[Signature]		12-14-72	
		APPR		[Signature]		12-14-72	
COMPONENTS, EXCEPT AS NOTED							
RES	TOLERANCE	VALUE	RATING				
	±1%	OHMS	1/4 W				
CAP	±50%						
CODE IDENT						DRAWING NUMBER	
19333						C 54216201	
SHEET 1 OF 3						C.D. 1	

54216201




70629100 F

4-60, 1/4-60, 2



SHEET REVISION STATUS					REVISION RECORD				
REV	ECO	DESCRIPTION	DRFT	DATE	CHKD	APP			
A	PE13000	RELEASED		7-11-73					93



NOTE:

1. UNLESS OTHERWISE SPECIFIED:

ALL TRANSISTORS, SNPN, 2N2221, 50210102.

ALL DIODES, SILICON, 24553500.


ALL IC PACKAGES HAVE PIN 7 CONNECTED TO GND AND PIN 14 CONNECTED TO +5V.


2. DELAY TIMES FOR REF ONLY.


REFERENCE DRAWINGS				CONTROL DATA		NORMANDALE DIVISION		TITLE	
COMP ASSY 54216102				FIRST USED ON		BR384B		SCHEMATIC DIAGRAM	
				OWN		V. WILSON		OPERATOR INTERFACE	
				CHK		6-20-73		TYPE 3ERV	
				ENGR					
				MFG					
				APPR					
COMPONENTS EXCEPT NOTED				CODE IDENT		DRAWING NUMBER		C.D.	
TOLERANCE		VALUE		19333		C 54216202		9	
RES ±%		OHMS							
CAP -30%		1/4 W							
				SHEET		OF 3			

4-60.4

70629100 F






D
C
B
A

SHEET REVISION STATUS										REVISION RECORD					
										REV	ECO	DESCRIPTION	DATE	CHKD	APP
										A	FE23100	RELEASED	-11-72		
<ID A															
<B B															
<IIR															

NOTE:

1. ALL IC PACKAGES HAVE PIN 7 CONNECTED TO GND AND PIN 14 CONNECTED TO +5V.

2. DELAY TIME FOR REFERENCE ONLY.





D

C

B 54216600

A







4-66

70629100 E

REVISION RECORD							
REV	ICO	DESCRIPTION	DRFT	DATE	CHG	APP	
A		RELEASED					

D

C

B

A


D

C

B


A


54217000



NORMANDEALE DIVISION		SCHEMATIC DIAGRAM FUNCT. DEC. 2 AND CH. SEL. TYPE 2ETV		19333	C	54217000	6
				SHEET 2			








REVISION RECORD						
REV	ECO	DESCRIPTION	DRFT	DATE	CHKD	APP
		SEE SHEET 1 FOR REV				

D
C
B
A

D
C
B
A




DATE
NORMANDE
DIVISION

SCHEMATIC DIAGRAM
MULTIPLEXER
TYPE 2EVV

CODE IDENT 19333	DWG NO 54217800	CD 9
SHEET 2		

54217800





NOTE:

1. UNLESS OTHERWISE SPECIFIED :
ALL DIODES, SILICON, 24553500
ALL ZENER DIODE VOLTAGE TOL. $\pm 5\%$
ALL 14 PIN IC PACKAGES HAVE PIN 7
CONNECTED TO GND; PIN 14 TO +5V
2. COMPONENT VALUE TO BE SELECTED
PER ENGINEERING TEST PROCEDURE.
3. IC, TYPE 579, HAS PIN 8 CONNECTED TO
GND; PIN 16 TO +V.
4. IC, TYPE 162, HAS PIN 13 CONNECTED TO
-5V.
5. DELAY TIME FOR REFERENCE ONLY.
6. ALL UNUSED PINS ARE GROUNDED.
PIN 2B IS A SPARE.
7. IC, TYPE 193, HAS PIN 8 CONNECTED TO GND;
PIN 16 TO +5V.

REFERENCE DRAWINGS			NORMANALE DIVISION		TITLE	
CDMP ASSY: 54220900			BR3A3		SCHEMATIC DIAGRAM	
COMPONENTS, EXCEPT AS NOTED			FIRST USED ON		806 KHZ OSCILLATOR	
TOLERANCE			DWN		TYPE 1FCV	
VALUE			CHK		CODE IDENT	
RATING			ENGR		DRAWING NUMBER	
RES $\pm 5\%$			MFG		CD	
CAP -30%			APPR		19333 C 54221000 0	
					SHEET 1 OF 2	


HPD





54221800

A



SHEET REVISION STATUS				REVISION RECORD					
REV	ECO	DESCRIPTION	DIFF	DATE	CHKD	APP			
A	22300	RELEASED		5-11-72					

NOTE:

1. UNLESS OTHERWISE SPECIFIED:

ALL 14 PIN IC PACKAGES HAVE PIN 7 CONNECTED TO GND AND PIN 14 CONNECTED TO +5V.

ALL TRANSISTORS, SILICON, NPN, 2N3646, 50210310. ALL DIODES 24553500.


2. IC PACKAGES U-03 AND U-E3 HAVE PIN 13 CONNECTED TO -5V.

3. DELAY TAPS ARE EVERY 5.00 NS $\pm 10\%$ DELAY TIME TO BE SELECTED PER ENGINEERING TEST PROCEDURE.4. DELAY TAPS ARE EVERY 15.00 NS $\pm 10\%$ DELAY TIME TO BE SELECTED PER ENGINEERING TEST PROCEDURE.


5. CONNECTOR PINS 1A THRU 34A ARE GROUNDED.

6. DELAY LINES B2, B3, AND A3 HAVE PINS 7 AND 8 CONNECTED TO GND.


7. DIODES, SCHOTKY 50241400.



REFERENCE DRAWINGS				NORMANDALE DIVISION		TITLE	
COMP ASSY 54223302				BR3A1		SCHEMATIC DIAGRAM DATA LATCH TYPE AFJV	
				OWN	O.G. TUTTLE	5-10-72	
				CHK		5-11-72	
				ENGR		5-11-72	
				MTG		5-11-72	
				APP		5-11-72	
COMPONENTS, EXCEPT AS NOTED				CODE IDENT		DRAWING NUMBER	C.D.
RES	$\pm 5\%$	VALUE	RATING	19333		54223402	6
CAP	$\pm 30\%$	OHMS	1/4W				
IND	$\pm 10\%$						



SHEET REVISION STATUS					REVISION RECORD				
REV	ECO	DESCRIPTION	DRFT	DATE	CHKD	APP			
A	98	23-77					RELEASED		2-17-77




NOTE:


1. UNLESS OTHERWISE SPECIFIED:
 ALL TRANSISTORS, SPNP, 2N4916, 50211610
 ALL DIODES, SILICON, 92115023
 ALL ZENER DIODE VOLTAGE TOLERANCES $\pm 5\%$

2. TRANSISTOR, SNPN, 2N2221, 50210102.
 3. TRANSISTOR, ARRAY, QUAD, CA3018, 50251100.
 4. TRANSISTOR, SNPN, 2N3569, 50210811.
 5. TRANSISTOR, SPNP, 2N3638, 50210610.
 6. TRANSISTOR, SNPN, 2N3646, 50210310.
 7. TRANSISTOR, SPNP, 2N4258, 50211510.
 8. TRANSISTOR, SPNP, 2N5230, 50212200.
 9. DIODE, SILICON, 92115021.
 10. PINS 1A THRU 34A ARE CONNECTED TO GND.
 11. IC, TYPE 308, HAS PIN 7 CONNECTED TO +10V AND PIN 4 CONNECTED TO -10V.
 12. PIN 10 OF U-12 AND U-14 CONNECTED TO GND.
 13. PIN 10 OF U-2, U-19 AND U-25 CONNECTED TO -10V.

REFERENCE DRAWINGS		CONTROL DATA		NORMANDALE DIVISION		TITLE	
COMP ASSY: 54224100		FIRST USED ON		BR3A1		SCHEMATIC DIAGRAM	
		DWN		2-3-77		ACG AMPLIFIER	
		CHK		2-15-77		TYPE 1FLV	
COMPONENTS, EXCEPT AS NOTED		ENGR		2-15-77		CODE IDENT	
RES $\pm 5\%$		MFG		2-16-77		DRAWING NUMBER	
CAP $\pm 10\%$		APPR		2-16-77		CD	
						19333 C 54224200 3	
						SHEET 1 OF 3	


HPD





B54224200

SHEET REVISION STATUS					REVISION RECORD				
REV	ECO	DESCRIPTION	DRFT	DATE	CHKD	APP			
A	Pe23000	RELEASED							




NOTE:

1. UNLESS OTHERWISE SPECIFIED:
 ALL TRANSISTORS, SPNP, 2N4916, 50211610.
 ALL DIODES, SILICON, 24553500.
 ALL ZENER DIODE VOLTAGE TOLERANCES $\pm 5\%$.

2. TRANSISTOR, ARRAY, QUAD, CA3018, 50251100.
 3. TRANSISTOR, SNPN, 2N3569, 50210811.
 4. TRANSISTOR, SPNP, 2N4919, 50221001.
 5. TRANSISTOR, SPNP, 2N4258, 50211510.
 6. TRANSISTOR, SNPN, 24562100.
 7. PINS 1A THRU 34A ARE CONNECTED TO GND.
 8. IC, TYPE 308, HAS PIN 7 CONNECTED TO +10V AND PIN 4 CONNECTED TO -10V.
 9. PIN 10 OF U-10 AND U-11 CONNECTED TO GND.
 10. PIN 10 OF U-2, U-9 AND U-27 CONNECTED TO -10V.
 11. TRANSISTOR, SPNP, 2N5230, 50212200.
 12. TEST SELECT RESISTOR TO BE SELECTED FROM DRAWING 94357500 AND INSERTED DURING CARD TEST PER RECOMMENDED TEST PROCEDURE.

REFERENCE DRAWINGS			CONTROL DATA		NORMANDALE DIVISION		TITLE	
COMP ASSY 54224101			FIRST USED ON		BR3A6		SCHEMATIC DIAGRAM	
			DWN		D.G. TUTTLE		AGC AMPLIFIER	
			CHK		7-20-72		TYPE 2FLV	
COMPONENTS, EXCEPT AS NOTED			ENGR		D. Young		CODE IDENT	
TOLERANCE			VALUE		RATING		DRAWING NUMBER	
RES $\pm 5\%$			OHMS		1/4 W		19333 C 54224201	
CAP $\pm 10\%$							C.D.	
			APPR				SHEET 1 OF 3	


REVISION RECORD						
REV	ECO	DESCRIPTION	DRFT	DATE	CHKD	APP
A		SEE SHEET 1 FOR REV				




CONTROL DATA
NORMANDALE
DIVISION

SCHEMATIC DIAGRAM
AGC AMPLIFIER
TYPE 2FLV

CODE IDENT	DWG NO	CD
19333	54224201	1
SHEET 2		



D
C
B
A


SHEET REVISION STATUS						REVISION RECORD					
REV	ECO	DESCRIPTION	DRFT	DATE	CHKD	APP					
A	PC23000	RELEASED		2-24-72							

NOTE:


1. UNLESS OTHERWISE SPECIFIED:
 - ALL TRANSISTORS, SNPN, 2N3646, 50210310
 - ALL DIODES, SILICON, 92115021
 - ALL ZENER DIODE VOLTAGE TOLERANCES $\pm 5\%$
 - ALL 14 PIN IC PACKAGES HAVE PIN 7 CONNECTED TO GND; PIN 14 TO +5V.
2. TRANSISTOR, SNPN, 2N2221, 50210102.
3. TRANSISTOR, CA3018, QUA0, 50251100.
4. TRANSISTOR, SNPN, 2N3569, 50210811.
5. TRANSISTOR, SPNP, 2N3638, 50210610.
6. TRANSISTOR, SPNP, 2N3645, 50211210.
7. TRANSISTOR, SPNP, 2N4916, 50211610.
8. TIME DELAY FOR REFERENCE ONLY.
9. PINS 9 AND 10 OF U-11 ARE INTERCONNECTED.
10. DIODE, SILICON, 92115023.
11. COMPONENT VALUE TO BE SELECTED PER ENGINEERING TEST PROCEDURE.
12. 8 PIN IC, TYPES 301 AND 308, HAVE PIN 7 CONNECTED TO +12V; PIN 4 TO -12V
13. 8 PIN IC, TYPE 307, HAS PIN 8 CONNECTED TO +12V; PIN 4 TO -5V.
14. CONNECTOR PINS 1A THRU 34A ARE CONNECTED TO GND.
15. PIN 10 OF U-8 IS CONNECTED TO GND.


D
C
B
A

REFERENCE DRAWINGS				NORMANDELL DIVISION		TITLE	
COMPONENT ASSY 54224501				BR3A1		SCHEMATIC DIAGRAM	
COMPONENTS, EXCEPT AS NOTED:				2-16-72		LEVEL DETECTOR	
TOLERANCE				2-23-72		TYPE 2FMV	
VALUE				2-23-72		DRAWING NUMBER	
OHMS				2-23-72		CD	
1/4W				2-23-72		SHEET 1 OF 3	
RES $\pm 5\%$				2-23-72		HPD	
CAP $\pm 30\%$				2-23-72			




REVISION RECORD						
REV	ECO	DESCRIPTION	DRFT	DATE	CHKD	APP
		SEE SHEET 1 FOR REV				





REVISION RECORD							
REV	ECO	DESCRIPTION	DRFT	DATE	CHND	APP	
		SEE SHEET 1 FOR REV					





CONTROL UNIT
NORMANDELL
DIVISION

SCHEMATIC DIAGRAM
TYPE 2FNV


CODE IDENT	19333	DWG NO	54225001	CD	4
		SHEET	2		


54225001































REVISION RECORD					
REV.	DATE	BY	CHKD	APP.	
SEE SHT 1 FOR REV					


ACORN/DALE
DIVISIONSCHEMATIC DIAGRAM
FINE SERVO DECODER
TYPE 2FRV

DATE	REV.	DWG. NO.	ED.
19333	C	54226203	5
SHEET 2 OF 4			


54226203



B54226203A




SHEET REVISION STATUS					REVISION RECORD				
REV	ECO	DESCRIPTION	DRFT	DATE	CHKD	APP			
A	FE23000	RELEASED							



NOTE:

1. UNLESS OTHERWISE SPECIFIED:
ALL TRANSISTORS, 5NPN, TIP 29, 50221800.
ALL 0N005 SILICON PLANAR, 24553500.
ALL ZENER DIODE VOLTAGE TOLERANCES $\pm 5\%$
ALL 14 PIN IC'S HAVE PIN 7 CONNECTED TO GND
AND PIN 14 CONNECTED TO +5V.
- 2 TRANSISTOR, 5NPN, TIP 30, 50221900.
- 3 DELAY TIME FOR REF ONLY
- 4 IC, TYPE 139, HAS PIN 1 CONNECTED TO GND.
- 5 TRANSISTOR, N CHANNEL J FET, 2N5434, 50218302.
- 6 IC, TYPE 162 HAS PIN 13 CONNECTED TO -5V.
- 7 IC, TYPE 3215 HAS PIN 12 CONNECTED TO GND.
- 8 IC'S, AR1, AR2, AR3, AR4, AR6, AR7 AND AR10
HAVE PIN 7 CONNECTED TO +14V AND PIN 4
CONNECTED TO -14V.
- 9 ALL UNUSED CONNECTOR PINS ARE GROUNDED.
- 10 TEST SELECT RESISTOR TO BE SELECTED FROM
DRAWING 94357500 AND INSERTED DURING CARD
TEST PER RECOMMENDED TEST PROCEDURE.




REFERENCE DRAWINGS		CONTROL DATA		NORMANDALE DIVISION		TITLE	
COMP ASSY	54226106	FIRST USED ON	BR 3A8	DWN	5-3-73	SCHEMATIC DIAGRAM FINE SERVO DECODER TYPE 3FRV	
COMPONENTS, EXCEPT AS NOTED		CHK	5-9-73	ENGR	5-9-73		
TOLERANCE	VALUE	RATING	MFG	APPR	5-9-73	CODE IDENT	DRAWING NUMBER
RES $\pm 1\%$	OHMS	1/4 W				19333	54226206
CAP -50%							
						SHEET 1 OF 4	CD 8

HPD-E

B54226206

REVISION RECORD						
REV	ECO	DESCRIPTION	DRFT	DATE	CHKD	APP
A		SEE SMT 1 FOR REV				




CONTROL DATA
NORMANDALE
DIVISION

SCHEMATIC DIAGRAM
FINE SERVO DECODER
TYPE 3FRV


CODE IDENT	DWG NO	CD
19333	54226206	8
SHEET 2		

REVISION RECORD						
REV	ECO	DESCRIPTION	DRFT	DATE	CHKD	APP
A		SEE SHT 1 FOR REV				



W54226206

REVISION RECORD							
REV	ECO	DESCRIPTION	DRFT	DATE	CHKD	APP	
A		SEE SMT 1 FOR REV					




CONTROL DATA
NORMANDALE
DIVISION

SCHEMATIC DIAGRAM
FINE SERVO DECODER
TYPE 3FRV

CODE IDENT	DWG NO	CD
19333	54226206	8
SHEET 4		


54226206



4-100.2

70629100 E

REVISION RECORD						
REV	ECO	DESCRIPTION	DRFT	DATE	CHKD	APP
A		SEE SHEET 1				




CONTROL DATA
NORMANDEALE
DIVISION

SCHEMATIC DIAGRAM
HEAD ALIGNMENT CARD
TYPE BFSV

CODE IDENT	DWG NO	CD
19333	54226602	8
SHEET 2		

54226602


REVISION RECORD						
REV	ECO	DESCRIPTION	DRFT	DATE	CHKD	APP
A		SEE SHEET 1				




CONTRACT
NORMANDE
DIVISION

SCHEMATIC DIAGRAM
HEAD ALIGNMENT CARD
TYPE BFSV

CODE IDENT	DWG NO	CD
19333	54226602	8
SHEET 3		





SHEET REVISION STATUS										REVISION RECORD							
										REV	ECO		DESCRIPTION	DRFT	DATE	CHKD	APP
										A	23000		RELEASED		7-26-53	1-1-54	7-27-54

NOTE:

1. UNLESS OTHERWISE SPECIFIED:

ALL 14 PIN IC PACKAGES HAVE PIN 7 CONNECTED TO GND AND PIN 14 CONNECTED TO +5V.


ALL TRANSISTORS, NFET, 2N5434, 50218302.

ALL DIODES SILICON, 24553500.

- 2. TRANSISTOR, SNPN, 2N2221, 50210102.
- 3. TRANSISTOR, SNPN, POWER, 50221800.
- 4. TRANSISTOR, SPNP, POWER, 50221900.
- 5. DELAY TIMES FOR REFERENCE ONLY.
- 6. IC PACKAGE AR 3, 4, 5, 6, 18, 17, AND 18 HAVE PIN 4 CONNECTED TO -14V AND PIN 7 CONNECTED TO +4V.
- 7. TERMINAL NUMBERING FOR RELAY K11 AND K15 IS FOR REFERENCE ONLY. RELATIVE LOCATION OF TERMINALS IS SHOWN IN DIAGRAM.
- 8. TEST SELECT RESISTORS TO BE SELECTED FROM DRAWING 94337500 AND INSERTED DURING CARD TEST PER RECOMMENDED TEST PROCEDURE.
- 9. TEST SELECT RESISTORS TO BE SELECTED FROM DRAWING 94337500 AND INSERTED DURING CARD TEST PER RECOMMENDED TEST PROCEDURE, FROM THE FOLLOWING RANGE 1.00K TO 1.00M.
- 10. SPDT SWITCH.
- 11. CONNECTOR PINS 7A, 10B, 21B, 23B, 25B, AND 27B SHALL NOT BE USED. ALL OTHER PINS NOT OTHERWISE DESIGNATED ARE GND.
- 12. NO CONNECTIONS.

REFERENCE DRAWINGS		CONTROL DATA		NORMANDALE DIVISION		TITLE	
COMP ASSY 94228504		BR3A3				SCHEMATIC DIAGRAM HEAD ALIGNMENT CARD TYPE CFSV	
COMPONENTS EXCEPT AS NOTED		TOL		VAL		RAT	
RES	±1%	OHMS	1/4W				
CAP	-30%						
CODE IDENT		DRAWING NUMBER		CD			
19333		C 54226604		4			
SHEET 1 OF 4		HPD-E					

REVISION RECORD						
REV	ECO	DESCRIPTION	DRFT	DATE	CHKD	APP
A		SEE SHEET 1				




CONTINUED
NORMANVILLE
DIVISION

SCHEMATIC DIAGRAM
HEAD ALIGNMENT CARD
TYPE CFSV

CODE IDENT	DWG NO	CD
19333	54226604	4
SHEET 2		


REVISION RECORD						
REV	ECO	DESCRIPTION	DRFT	DATE	CMKD	APP
A		SEE SHEET 1				




CONTROL DATA
NORMANDALE
DIVISION

SCHEMATIC DIAGRAM
HEAD ALIGNMENT CARD
TYPE CFSV

CODE IDENT	DWG NO	CO
19333	C 54226604	4
SHEET 3		






2										1							
SHEET REVISION STATUS										REVISION RECORD							
										REV	ECO	DESCRIPTION		DRY	DATE	CHKD	APP
										A	2-1-1964	RELEASED			2-2-64		675

NOTE:

- UNLESS OTHERWISE SPECIFIED:
ALL 14 PIN IC PACKAGES HAVE PIN 7 CONNECTED TO GND AND PIN 14 CONNECTED TO +5V EXCEPT U-B1.
ALL TRANSISTORS, JFET, 50218302.
ALL DIODES SILICON, 24553500.

- TRANSISTOR, JFET, 50218100.
- TRANSISTOR, SNPN, POWER, 50221800.
- TRANSISTOR, SNPN, POWER, 50221900.
- DELAY TIMES FOR REFERENCE ONLY.
- IC PACKAGE U-A1, U-A3, AND U-A5 HAVE PIN 4 CONNECTED TO -14V AND PINS 9 AND 13 CONNECTED TO +14V.
- TERMINAL NUMBERING FOR RELAY K14 AND K15 IS FOR REFERENCE ONLY. RELATIVE LOCATION OF TERMINALS IS SHOWN IN DIAGRAM.
- TEST SELECT RESISTORS TO BE SELECTED FROM DRAWING 94357500 AND INSERTED DURING CARD TEST PER RECOMMENDED TEST PROCEDURE.
- TEST SELECT RESISTORS TO BE SELECTED FROM DRAWING 94357500 AND INSERTED DURING CARD TEST PER RECOMMENDED TEST PROCEDURE, FROM THE FOLLOWING RANGE 2.00K TO 100K.
- TOGGLE SWITCH, 94263907.
- TRANSISTOR, SNPN, 2N4916, 50211610.
- IC PACKAGE AR-1 HAS PIN 4 CONNECTED TO -14V AND PIN 7 CONNECTED TO +14V.
- IC PACKAGE U-C3 HAS PIN 6 CONNECTED TO -14V AND PIN 11 CONNECTED TO +14V.
- TRANSISTOR, SNPN, 2N3569, 50210811.

SPARE GATES




REFERENCE DRAWINGS			CONTROL DATA		NORMANDALE DIVISION		TITLE		
COMP ASSY 54226506			BR389A/B		3-74		SCHEMATIC DIAGRAM HEAD ALIGNMENT CARD TYPE EFSV		
COMPONENTS EXCEPT AS NOTED			FIRST USED ON		CHK		CODE IDENT		
TOLERANCE			VALUE		RATING		DRAWING NUMBER		
RES			± 1%		OHMS		19333 C 54226606		
CAP			± 30%		1/4 W		SHEET 1 OF 4		

4-100.10

70629100 G

REVISION RECORD					
REV	ECO	DET	APP	CHKD	APP
A		SEE SHEET 1			




SCHEMATIC DIAGRAM		CODE IDENT	DWG NO	CN
HEAD ALIGNMENT CARD		19333	54226606	9
TYPE EFSV			SHEET 2	

B 54226606

70629100 G

4-100.11

REVISION RECORD						
REV	ECO	DESCRIPTION	DRFT	DATE	CHKD	APP
A		SEE SHEET 1				



SCHEMATIC DIAGRAM
HEAD ALIGNMENT CARD
TYPE EFSV

CODE IDENT	DWG NO	CD
19333	54226606	9
SHEET 3		

4-100.12

70629100 G

D

C


B

A


D

C


A



B 54226606




REVISION RECORD						
REV	ECO	DESCRIPTION	DRFT	DATE	CHKD	APP
B		SEE SHEET 1 FOR REV				





CONTROL DATA
NORMANDALE
DIVISION

SCHEMATIC DIAGRAM
TYPE 3FTV

CODE IDENT 19333	DWG NO 54227000	CD 4
SHEET 2		






[illegible]

NOTE:

1. UNLESS OTHERWISE SPECIFIED:
- ALL 14 PIN IC PACKAGES HAVE PIN 7
CONNECTED TO GND AND PIN 14 CONNECTED
TO +5V.
2. 16 PIN IC PACKAGES HAVE PIN 8 CONNECTED
TO - GND AND PIN 16 CONNECTED TO +5V.
3. DELAY TIME FOR REFERENCE.

REFERENCE DRAWINGS			NORMANDEALE DIVISION		TITLE		
COMP ASSY 54227304			BR3A6		SCHEMATIC DIAGRAM INDEX & SECTOR GENERATOR TYPE CFUV		
FIRST USED ON			OWN		D. G. TUTTLE 10-5-72		
			CHK		10-12-72		
			ENGR		11-11-72		
COMPONENTS, EXCEPT AS NOTED			MFG		12-1-72		
TOLERANCE			APPR		CODE IDENT		
RES ±5%	VALUE	RATING			DRAWING NUMBER		
CAP -30%	OHMS	1/4W			C.D.		
					19333 C 54227404 8		
					SHEET 1 OF 3		



REVISION RECORD						
REV	ECO	DESCRIPTION	DRFT	DATE	CHKD	APP
A		SEE SHT 1				

D

D

C

C


B

B

A

A


54227404




CONTROL DIV.
NORMANDE
DIVISION

SCHEMATIC DIAGRAM
INDEX & SECTOR GENERATOR
TYPE CFUV

CODE IDENT	19333	DWG NO	54227404	CD	8
SHEET 3					



REVISION RECORD						
REV	ECO	DESCRIPTION	DRFT	DATE	CHKD	APP
A		SEE SHEET 1				








PRINTED BY
NORMANDE
DIVISION

SCHEMATIC DIAGRAM
FINE + EOT ENABLE +
OFFSET CONTROL
TYPE 2FVV


CODE IDENT	DWG NO	CD
19333	54227801	5
SHEET 2		


REVISION RECORD						
REV	ECO	DESCRIPTION	DRFT	DATE	CHKD	APP
A		SEE SHEET 1				




SCHEMATIC DIAGRAM		CODE IDENT	DWG NO	CD
FINE + EOT ENABLE + OFFSET CONTROL		19333	54227801	5
TYPE 2FVV			SHEET 3	

NORMANDALE DIVISION






D
C
B
A

SHEET REVISION STATUS										REVISION RECORD				
REV	ECO	DESCRIPTION			DRFT	DATE	CHKD	APP						
A	FE23000	RELEASED				3-22-72								

NOTE:

1 ALL IC PACKAGES HAVE PIN 7 CONNECTED TO GND AND PIN 14 CONNECTED TO +5V.

2 DELAY TIME FOR REFERENCE ONLY.




REFERENCE DRAWINGS			CONTROL DATA		NORMANDEALE DIVISION		TITLE	
COMP ASSY	54229301		FIRST USED ON	BR 3AIG			SCHEMATIC DIAGRAM R/W/E ENABLE AND FAULT DETECTION TYPE 2FZV	
COMPONENTS, EXCEPT AS NOTED			DWN	2-1-72			CODE IDENT	DRAWING NUMBER
			CHK	2-1-72			19333	54229401
			ENGR	2-1-72				
			MFG	2-1-72				
			APP	2-1-72				
TOLERANCE	VALUE	RATING						
RES ±5%	OHMS	1/4 W						
CAP ±10%								
SHEET 1 OF 2								HPD

D


C

B
54229401

A



SHEET REVISION STATUS										REVISION RECORD						
										REV	ECO	DESCRIPTION	DRFT	DATE	CHKD	APP
										A	PE2300	RELEASED			2-26-73	SM




NOTES:

- UNLESS OTHERWISE SPECIFIED:
ALL 14 PIN IC'S MUST HAVE PIN 7
CONNECTED TO GROUND AND PIN 14 TO +5V.




DELAY TIME FOR REFERENCE ONLY.



REFERENCE DRAWINGS				CONTROL DATA		NORMANDALE DIVISION		TITLE	
COMP ASSY 54233300				FIRST USED ON	BR3AG			SCHEMATIC DIAGRAM	
				DWN	R. RICHTER		1-18-73	CE ALIGNMENT DELAY	
				CHK	J. J. Harrison		1-31-73	TYPE 3GJV	
				ENGR	J. J. Harrison		1-31-73		
				MFG	J. J. Harrison		2-5-73		
				APPR	J. J. Harrison		2-5-73		
COMPONENTS, EXCEPT AS NOTED				TOLERANCE		VALUE	RATING	CODE IDENT	DRAWING NUMBER
RES	± 5%	OHMS	1/4 W					19333	54233400
CAP	± 10%								

SHEET 1 OF 2
-HPD-

REVISION RECORD					
REV	ECO	DESCRIPTION	DEFT	DATE	CHKD
A		SEE SHEET 1 FOR REV			



CONTROL DATA
CORPORATION
NORMANVILLE
DIVISION

SCHEMATIC DIAGRAM
CE ALIGNMENT DELAY
TYPE 3GJV



CODE IDENT 19333	DWG NO 54233400	CD 8
SHEET 2		

SHEET REVISION STATUS										REVISION RECORD					
REV	ECO	DESCRIPTION				DRFT	DATE	CHKD	APP						
A	PE30914	RELEASED													
B	PE30914	CONNECTOR PIN CHANGED FROM 6B TO 8A.				RKR	1-16	ell	II						
C	PE34116	CHANGED INDUCTOR VALUE TO 4.7 mH				R.K.	1-19-73	ell	-						

NOTES:

1. UNLESS OTHERWISE SPECIFIED, ALL 14 PIN I-C'S HAVE PIN 7 CONNECTED TO GND AND PIN 14 CONNECTED TO +5V. ALL 16 PIN I-C'S HAVE PIN 8 CONNECTED TO GND AND PIN 16 CONNECTED TO +5V. ALL TRANSISTORS, SNPN, PLANAR, 24553500. ALL DIODES, SILICON, 24553500.

- 2 TRANSISTOR, SNPN, 2N3642, 50210510.
- 3 TRANSISTOR, 5PNP, 2N3645, 50211210.
- 4 DIODE, SILICON, 92115023.
- 5 DIODE, SILICON, 92115021.
- 6 I-C A2, B2, C2, O2, AND E2 HAVE PIN 13 CONNECTED TO -5V.
- 7 I-C U-E1 HAS PIN 4 CONNECTED TO -5V AND PINS 9 AND 13 CONNECTED TO +5V.
- 8 DIODE, GERMANIUM, 11801200.




REFERENCE DRAWINGS			CONTROL DATA		NORMANDALE DIVISION		TITLE	
COMP ASS'Y 54233700			FIRST USED ON		BR3A6		SCHEMATIC DIAGRAM STATIC DIAGNOSTIC TYPE 26KV	
			DWN		S. ZAK		10-2-72	
			CHK		10-10-72			
			ENGR		10-10-72			
			MFG		10-10-72			
			APPR		10-10-72			
COMPONENTS, EXCEPT AS NOTED			TOLERANCE		VALUE		RATING	
RES			±5%		OHMS		1/4W	
CAP			-30%					
			CODE IDENT		19333		DRAWING NUMBER	
					C		54233800	
							C.D.	
							9	
							SHEET 1 OF 4	

HPD

1

54233800

REVISION RECORD						
REV	ECO	DESCRIPTION	DRFT	DATE	CHKD	APP
C		SEE SHEET I FOR REV				




SCHEMATIC DIAGRAM
TYPE 2GKV

CODE IDENT	OWG NO	CD
19333	54233800	9
SHEET 2		




CODE IDENT 19333	C	DWG NO 54233800	CD 9
		SHEET 3	

REVISION RECORD							
REV	ECO	DESCRIPTION	DRFT	DATE	CHKD	APP	
1		SEE SHEET 1 FOR REV					



SCHEMATIC DIAGRAM TYPE 2GKV

CODE IDENT	DWG NO	CD
19333	54233300	9
SHEET 4		

D
C
B
A

SHEET REVISION STATUS										REVISION RECORD				
REV	ECO	DESCRIPTION			DRFT	DATE	CHKD	APP						
A	PE230970	RELEASED												
B	PE30970	CHANGE GND TO -5V			RB	12-8-72	LEE	III						

NOTE:

1. UNLESS OTHERWISE SPECIFIED:

ALL TRANSISTORS, SNPN, 2N3646, 50210310.
ALL DIODES, SILICON, 92115021.

2 TRANSISTOR, SNPN, 2N4916, 50211610.

3 TRANSISTOR, SNPN, 2N356B, 50210810.


4 DIODE, ZENER, 5024010B.

5. ALL IC PACKAGES HAVE PIN 7 CONNECTED TO GND AND PIN 14 CONNECTED TO +5V.

6 VALUE OF D4R1 TO BE SELECTED IN PRODUCTION TO GIVE A PULSE OF 55 US \pm 7 US AT TEST POINT G.7 VALUE OF 2R1 TO BE SELECTED IN PRODUCTION TO DETECT A SPEED OF 3000 R. P. M. \pm 300 R.P.M.

8 DELAY TIME FOR REFERENCE ONLY

9 ARI0 HAS PIN 7 CONNECTED TO +5V AND PIN 4 CONNECTED TO -5V.



REFERENCE DRAWINGS				CONTROL DATA		NORMANDALE DIVISION		TITLE			
COMP ASSY 54234100				FIRST USED ON		BR3A6		SCHEMATIC DIAGRAM MOTOR CONTROL & SPEED DETECTOR TYPE 2GLV			
				DWN		V STEETEN					
				CHK		J. J. JONES					
				ENGR		J. J. JONES					
				MFG		3-7-72					
				APPR		J. J. JONES					
COMPONENTS: EXCEPT AS NOTED											
TOLERANCE		VALUE	RATING								
RES	$\pm 5\%$	OHMS	1/4 W								
CAP	-30%										
								CODE IDENT	DRAWING NUMBER	CC	
								19333	C 54234200	1	
								SHEET 1 OF 3			

HPD


1


A

C

D

54234200






D

C

B


A



SHEET REVISION STATUS						REVISION RECORD					
REV	ECO	DESCRIPTION				DRFT	DATE	CHKD	APP		
A	PE 23000	RELEASED									

NOTE:

1. UNLESS OTHERWISE SPECIFIED
ALL 14 PIN IC PACKAGES HAVE PIN 7 CONNECTED
TO GND AND PIN 14 CONNECTED TO +5V.
2. IC TYPE 166 HAS PIN 6 CONNECTED TO GND AND
PIN 16 CONNECTED TO +5V.



REFERENCE DRAWINGS				CONTROL DATA		NORMANDALE DIVISION		TITLE							
COMP		ASSY		54234900		FIRST USED ON		BR3A6		SCHEMATIC DIAGRAM STATE LATCHES TYPE 2GNV					
						DWN		K. STREETER						9-23-72	
						CHK		H. JENSEN						9-7-72	
						ENGR		G. JENSEN						9-8-72	
						MFG		J. JENSEN						9-24-72	
						APPR		J. JENSEN						10-4-72	
COMPONENTS, EXCEPT AS NOTED						CODE IDENT		DRAWING NUMBER		CD					
RES		TOLERANCE		VALUE		RATING		19333		C 54235000 4					
CAP		TOLERANCE		VALUE		RATING									
										SHEET 1 OF 2					

SHEET 1 OF 2

HPD1


D


C

B

A

B54235000





SHEET REVISION STATUS										REVISION RECORD					
REV	ECO	DESCRIPTION				DRFT	DATE	CHKD	APP						
A	PE23000	RELEASED													
B	PE30859	VALUE & DELAY TIME CHG				SZ	10-30-72	DM	II						


NOTE:


1. UNLESS OTHERWISE SPECIFIED:
ALL 14 PIN IC PACKAGES HAVE PIN 7 CONNECTED TO GND AND PIN 14 CONNECTED TO +5V
2. ALL 18 PIN IC PACKAGES HAVE PIN 8 CONNECTED TO GND AND PIN 16 CONNECTED TO +5V.
3. DELAY TIME FOR REFERENCE ONLY.


REFERENCE DRAWINGS				CONTROL DATA		NORMANDALE DIVISION		TITLE			
COMB ASSY 54235300				FIRST USED ON		BR3A6		SCHEMATIC DIAGRAM			
				DWN		D.G. TUTTLE		6-24-72			
				CHK				9-7-72			
				ENGR				7-8-72			
				MFG				-24-72			
				APPR				9/14/72			
COMPONENTS, EXCEPT AS NOTED				TOLERANCE		VALUE		RATING		CODE IDENT	
RES	±5%			OHMS		1/4W				19333	
CAP	±10%									C	
										54235400	
										6	
										SHEET 1 OF 3	

HPD 1










B 54236600

4-132

70629100 E

REVISION RECORD						
REV	ECO	DESCRIPTION	DRFT	DATE	CHKD	APP
A		SEE SHEET 1 FOR REV				




CONTROL DATA
NORMANDE
DIVISION

SCHEMATIC DIAGRAM
TYPE 2GSV


CODE IDENT	DWG NO	CD
19333	54236600	0
SHEET 3		

54236600



W54237000A

REVISION RECORD						
REV	ECO	DESCRIPTION	DRAFT	DATE	CHKD	APP
A		SEE SHT 1 FOR REV				





CONTROL DATA
NORMANDALE
DIVISION


SCHEMATIC DIAGRAM
FAULT DETECT
TYPE 2GTV


CODE IDENT 19333	DWG NO C 54237000	CD 2
SHEET 2		


B 54237000














SHEET REVISION STATUS



REV	ECO	DESCRIPTION	DRFT	DATE	CHKD	APP
A	7-10-72	RELEASED				

REVISION RECORD

REV	ECO	DESCRIPTION	DRFT	DATE	CHKD	APP
A	7-10-72	RELEASED				

NOTE:

1. UNLESS OTHERWISE SPECIFIED:
ALL 14 PIN IC'S HAVE PIN 7 CONNECTED TO
GND AND PIN 14 CONNECTED TO +5V.
2. IC'S U-B1 AND U-C1 HAVE PIN 8 CONNECTED
TO GND AND PIN 16 CONNECTED TO +5V.



REFERENCE DRAWINGS			CONTROL DATA		NORMANDALE DIVISION		TITLE		
COMP ASSY 54237700			FIRST USED ON		BR3A6		SCHEMATIC DIAGRAM		
			DWN		D. G. TUTTLE		7-10-72		
			CHK		M. Hansen		7-27-72		
			ENGR		D. G. Tuttle		7-27-72		
			MFG		D. G. Tuttle		8-21-72		
			APPR		D. G. Tuttle		11/5/72		
COMPONENTS, EXCEPT AS NOTED			TOLERANCE		VALUE		RATING		
RES		±5%	OHMS		1/4W				
CAP		-30%							

4-142

70629100 E

REVISION RECORD					
REV	ECO	DESCRIPTION	DRFT	DATE	CHKD APP
A		SEE SHEET 1			

D

C

B


A

D

C

A

W54237800



CONTROL DATA
NORMANDALE
DIVISION


SCHEMATIC DIAGRAM
TAG DECODE
TYPE 2GVV

CODE IDENT 19333	CD 5
DWG NO 54237800	SHEET 2


70629100 E

4-143


REVISION RECORD					
REV	ECO	DESCRIPTION	DRFT	DATE	CHKD APP
A		SEE SHEET 1			



54237800








SHEET REVISION STATUS						REVISION RECORD					
REV	ECO	DESCRIPTION	DRFT	DATE	CHKD	APP					
A	PE23000	RELEASED			11/1/72	SKP					


NOTE:

1. ALL IC PACKAGES HAVE PIN 7 CONNECTED TO GND AND PIN 14 CONNECTED TO +5V.



REFERENCE DRAWINGS				CONTROL DATA		NORMANDALE DIVISION		TITLE	
COMP ASSY 54238500				FIRST USED ON		BR3A6		SCHEMATIC DIAGRAM	
				DWN		K. STREETER		-1-72	
				CHK		H. Hansen		7-27-72	
COMPONENTS, EXCEPT AS NOTED				ENGR		J. Jensen		9-27-72	
				MFG		J. Jensen		5-31-72	
				APPR		J. Jensen		5/3/72	
TOLERANCE		VALUE	RATING	CODE IDENT		DRAWING NUMBER		CD	
RES	± 5%	OHMS	1/4 W	19333		C 54238600		8	
CAP	-30%								
								SHEET 1 OF 3	


REVISION RECORD						
REV	ECO	DESCRIPTION	DRFT	DATE	CHKD	APP
A		SEE SHT 1 FOR REV				





CONTROL DATA
NORMANDALE
DIVISION

SCHEMATIC DIAGRAM
INPUT STEERING
TYPE 2GXV

CODE IDENT	DWG NO	CD
19333	54238600	8
SHEET 2		











SHEET REVISION STATUS										REVISION RECORD				
REV	ECO	DESCRIPTION	DRFT	DATE	CHKD	APP								
A	PE23000	RELEASED												


NOTE:


- UNLESS OTHERWISE SPECIFIED.
ALL DIODES SILICON, 24553500.
ALL TRANSISTORS FET, 2N5019, 50218200.
- ALL IC PACKAGES HAVE PIN 7 CONNECTED TO GND AND PIN 14 CONNECTED TO +5V.




REFERENCE DRAWINGS				CONTROL DATA		NORMANDALE DIVISION		TITLE	
COMP ASSY 54239300				FIRST USED ON		BR3A6		SCHEMATIC DIAGRAM	
				DWN		K. STICKLER 7-13-72		HD REGISTER DECODE	
				CHK		J. J. J. 7-21-72		TYPE 2GZV	
				ENGR		J. J. J. 7-21-72			
				MTG		J. J. J. 7-21-72			
				APPR		J. J. J. 7-21-72			
COMPONENTS, EXCEPT AS NOTED				CODE IDENT		DRAWING NUMBER		CD	
RES	±5%	OHMS	1/4 W	19333		C 54239400		2	
CAP	-30%								
								SHEET 1 OF 3	









w542402004






SHEET REVISION STATUS										REVISION RECORD				
REV	ECO	DESCRIPTION			DEPT	DATE	CHKD	APP						
A	PE230-0	RELEASED				2-8-72								



NOTE:


1. UNLESS OTHERWISE SPECIFIED:
ALL 14 PIN IC PACKAGES HAVE PIN 7
CONNECTED TO GND AND PIN 14 CONNECTED
TO +5V
ALL DIODES, SHOTTKY BARRIER, 5024H400.
2. DIODE, SILICON, 92115023.
3. CONNECTOR PINS 2A THRU 7A ARE CONNECTED
TO GND.
4. JUMPER PLUG-DELAY TIME TO BE SELECTED PER
ENGINEERING TEST PROCEDURE.
5. MATCHED WITH AHPV PER ENGINEERING TEST
PROCEDURE.

REFERENCE DRAWINGS			CONTROL DATA		NORMANDALE DIVISION		TITLE	
COMP ASSY 54244901			FIRST USED ON		BR3A3		SCHEMATIC DIAGRAM DATA SEPARATOR TYPE AHPV	
			DWN		K STREETER		1-13-72	
			CHK		J. J. J.		1-21-72	
			ENGE		H. Hamaki		1-21-72	
			MFG		J. J. J.		2-11-72	
			APPR		J. J. J.		2-3-72	
COMPONENTS, EXCEPT AS NOTED			TOLERANCE		VALUE		RATING	
RES	+5%	OHMS			1/4W			
CAP	-30%							
			CODE IDENT		DRAWING NUMBER		C.D.	
			19333		C 54245001		0	
			SHEET 1 OF 2					





B 54245001


SHEET REVISION STATUS				REVISION RECORD					
REV	ECO	DESCRIPTION	ORFT	DATE	CHKD	APP			
A	23000	RELEASED		3-8-72					



REFERENCE DRAWINGS		CONTROL DATA		NORMANDE DIVISION		TITLE	
COMP	ASSY	54245301	FIRST USED ON	BR3A3		SCHEMATIC DIAGRAM	
			DWN	K STREETER	1-12-72	PHASE LOCK OSC	
			CHK	H. HANSEN	1-12-72	TYPE AHPV	
			ENGR	H. HANSEN	1-12-72		
			APP	H. HANSEN	1-12-72		
COMPONENTS, EXCEPT AS NOTED						CODE IDENT	DRAWING NUMBER
RES	TOLERANCE	VALUE	RATING			19333	54245401
	$\pm 5\%$	OHMS	1/4 W				
CAP	-30%						
						SHEET 1 OF 2	







2	1	1										
SHEET REVISION STATUS						REVISION RECORD						
						REV	ECO	DESCRIPTION	DRFT	DATE	CHKD	APP
						A	1-E 23-000	RELEASED	DL	8-9-73	72K	DL


NOTES:

1. UNLESS OTHERWISE SPECIFIED:

ALL 14 PIN IC PACKAGES HAVE PIN 7
CONNECTED TO GND AND PIN 14 CONNECTED
TO +5V.

DIODE, SILICON 92115023

RELAY, FIND NO. 7, RN.94366100.




REFERENCE DRAWINGS		CONTROL DATA		NORMANDALE DIVISION		TITLE	
COMPONENT ASSY. 54250900		BR 388				SCHEMATIC DIAGRAM	
		OWN V. WILSON		7/27/73		POWER INTERRUPT	
		CHK		7-27-73		TYPE 3JCV	
COMPONENTS, EXCEPT AS NOTED:		ENGR		7-27-73		CODE IDENT	
TOLERANCE		VALS		RATING		DRAWING NUMBER	
RES						19333	54251000
CAP	-30%						CD 3
		APPR				SCALE 2/1	
						SHEET 1 OF 2	

HPD-C

70629100 E

4-165




REVISION RECORD						
REV	ECO	DESCRIPTION	DATE	CHKD	APP	
A		SEE SHEET 1 FOR REV				

NORMANDALE DIVISION	SCHEMATIC DIAGRAM TYPE 3JCV	CODE 19333	DWG NO 54251000	CD 3
		SHEET 2		

4-166

70629100 E



SHEET REVISION STATUS										REVISION RECORD					
REV	ECO	DESCRIPTION				DRFT	DATE	CHKD	APP						
A	0E2500	RELEASED					4-16-73		ck						

NOTE:


1 UNLESS OTHERWISE SPECIFIED:

ALL 14 PIN IC'S HAVE PIN 7 CONNECTED TO GND
AND PIN 14 CONNECTED TO +5V.

2 DELAY TIME FOR REFERENCE ONLY.

REFERENCE DRAWINGS			NORMANDALE DIVISION			TITLE		
COMP ASSY 54254100			BR3B8			SCHEMATIC DIAGRAM		
			DWN MON BAKER 8-10-73			DEVICE CLOCK & FAULT GATING		
			ENGR M F J 8-20-73			TYPE 3JLV		
COMPONENTS EXCEPT AS NOTED			APPR M F J 8-20-73					
TOLERANCE	VALUE	RATING	CODE IDENT			DRAWING NUMBER		
RES ±5%	OHMS	1/4 W	19333			54254200		
CAT -30%			C			CD 6		
			SHEET 1 OF 3			HP D-E		

54254200




D

C

B

A



W54254200

SHEET REVISION STATUS						REVISION RECORD					
REV	ECO	DESCRIPTION	DRFT	DATE	CHKD	APP					
A	E	3000		9-12-73							2 5 1
		RELEASED									

NOTE:



1. UNLESS OTHERWISE SPECIFIED:

ALL 14 PIN IC'S HAVE PIN 7 CONNECTED TO GND
AND PIN 14 CONNECTED TO +5V.

ALL DIODES, GERMANIUM, 11801200.


2. DELAY TIME FOR REF ONLY.

SPARE GATES




REFERENCE DRAWINGS			CONTROL DATA		NORMANDALE DIVISION		TITLE				
COMP ASSY 54254500			FIRST USED ON		8R3B8		SCHEMATIC DIAGRAM DIAGNOSTIC AND OFFSET TYPE 3JMV				
			DWN		8-9-73						
			CHK		9-12-73						
			ENGR		9-12-73						
			MFG		9-12-73						
			APPR		9-12-73						
COMPONENTS, EXCEPT AS NOTED							CODE IDENT		DRAWING NUMBER		CO
RES	TOLERANCE ± 5 %	VALUE OHMS	RATING 1/4 W				19333		C	54254600	7
CAP	- 30 %										

REVISION RECORD						
REV	ECO	DESCRIPTION	CHIT	DATE	CHKD	APP
A		SEE SHEET 1 FOR REV				



54254600



4-172


70629100 E

SHEET REVISION STATUS										REVISION RECORD						
REV	ECG	DESCRIPTION			DIFF	DATE	CHKD	APP								
A	REC-3105	RELEASED				4-10-73										

NOTE:

1. UNLESS OTHERWISE SPECIFIED:
 ALL 14 PIN IC'S HAVE PIN 7 CONNECTED
 TO GND AND PIN 14 TO +5V
 ALL 16 PIN IC'S HAVE PIN 8 CONNECTED
 TO GND AND PIN 16 TO +5V.


2. DELAY TIME FOR REFERENCE ONLY.




REFERENCE DRAWINGS			EDITION DAY		NORMANDE		TITLE	
COMP ASSY : 54254900			8R388		DIVISION		SCHEMATIC DIAGRAM	
			DWN		CHK		INDEX / SECTOR	
			ENGR		MFG		TYPE 3JNV	
			APP					
COMPONENTS, EXCEPT AS NOTED								
	TO TOLERANCE	VALUE	RATING					
RES	±5%	OHMS	1/4 W					
CAP	-30%							



19333 C 54255000 9

SHEET 1 OF 3
 4PD-E





SHEET REVISION STATUS										REVISION RECORD				
REV	ECO	DESCRIPTION			DFT	DATE	CHKD	APP						
A	DE 23000	RELEASED				2-16-73		ck						

SPARES


NOTES:

1. UNLESS OTHERWISE SPECIFIED:

ALL 14 PIN IC PACKAGES HAVE PIN 7 CONNECTED TO GND AND PIN 14 CONNECTED TO +5V.

ALL 16 PIN IC PACKAGES HAVE PIN 8 CONNECTED TO GND AND PIN 16 CONNECTED TO +5V.


⚠ DELAY TIME FOR REFERENCE ONLY.



REFERENCE DRAWINGS			NORMANDEALE DIVISION		TITLE	
COMPONENT ASSY. 54255300			BR398		SCHEMATIC DIAGRAM DIALOG TYPE 3JPV	
COMPONENTS, EXCEPT AS NOTED			DWN		CODE IDENT	
RES ±5%			CHK		19333	
CAP -30%			ENGR		DRAWING NUMBER	
VALVE			MFG		54255400	
RATING			APP		CD	
1/4 W					1	
					SHEET 1 OF 4	


H-P-D-E

REVISION RECORD							
REV	ECO	DESCRIPTION	DRFT	DATE	CHKD	APP	
A		SEE SHEET 1 FOR REV					




	SCHEMATIC DIAGRAM TYPE 3JPV	CODE IDENT	C	DWG NO	54255400	CD
		19333				1
		NORMAN DALE DIVISION		SHEET 2		

54255400



REVISION RECORD							
REV	ECO	DESCRIPTION	DATE	CHKD	APP		
A		SEE SHEET 1 FOR REV					





NORMANDALE
DIVISION

SCHEMATIC DIAGRAM
TYPE 3JPV

CODE IDENT	DWG NO	CD
19333	54255400	1
SHEET 4 OF 4		

54255400



SHEET REVISION STATUS										REVISION RECORD						
										REV	ECO	DESCRIPTION	CRFT	DATE	CHKD	APP
										A	FE28000	RELEASED		1-15-72		✓
																</

NOTE:

I. UNLESS OTHERWISE SPECIFIED:

ALL 14 PIN IC'S HAVE PIN 7 CONNECTED TO GND
AND PIN 14 CONNECTED TO +5V.


REFERENCE DRAWINGS			CONTROL DATA		NORMANDALE DIVISION		TITLE	
COMP ASSY: 54255700			BR3B8		SCHEMATIC DIAGRAM			
			DWN MON BAKER		MISCELLANEOUS TYPE 3JQV			
			CHK		6-8-73			
			ENGR		4-12-73			
			MFG		6-24-73			
			APPR					
COMPONENTS, EXCEPT AS NOTED					CODE IDENT		DRAWING NUMBER	
					19333		C 54255800	
							SHEET 1 OF 3	

D

C

B

A




54255800 4

70629100 E

4-181

REVISION RECORD						
REV.	ECO	DESCRIPTION	DRFT	DATE	CHKD	APP
A		SEE SH 1 FOR REV				




NORMANDALE DIVISION	SCHEMATIC DIAGRAM		CODE IDENT	C	DWG NO	54255800	CD
	MISCELLANEOUS TYPE 3JQV		19333				
					SHEET 3		

4-182

70629100 E

SHEET REVISION STATUS										REVISION RECORD				
REV	ECO	DESCRIPTION			DRFT	DATE	CHKD	APP						
A	1	RELEASED				1-1-73								

SPARE GATES




NOTE:


1. UNLESS OTHERWISE SPECIFIED:

ALL 14 PIN IC'S HAVE PIN 7 CONNECTED TO GND
AND PIN 14 CONNECTED TO +5V.


2. DELAY TIME FOR REF ONLY.



REFERENCE DRAWINGS				CONTROL DATA		NORMANDALE DIVISION		TITLE			
COMP ASSY 54256100				BR3BB				SCHEMATIC DIAGRAM SERIALIZER / DESERIALIZER TYPE 3JRV			
				FIRST USED ON							
				DWN		8-17-73					
				CHK		8-17-73					
				ENGR		8-17-73					
				MTG		8-17-73					
				APPR							
COMPONENTS, EXCEPT AS NOTED								CODE IDENT		DRAWING NUMBER	
TOLERANCE		VALUE	PATING					19333		C 54256200	
RES ± 5 %		OHMS	1/4 W							4	
CAP -30 %											
										SHEET 1 OF 3	




REVISION RECORD						
REV	ECO	DESCRIPTION	DRFT	DATE	CHKD	APP
A		SEE SHEET 1 FOR REV				



NORMANDALE
DIVISION

SCHEMATIC DIAGRAM
TYPE 3JRV

CODE IDENT 19333	C	DWG NO 54256200	CD 4
SHEET 3			




SHEET REVISION STATUS				REVISION RECORD			
REV	ECO	DESCRIPTION	DATE	CHKD	APP		
A	8-23-72	RELEASED	7-15-73				

NOTE:

1. UNLESS OTHERWISE SPECIFIED :
 ALL TRANSISTORS, SNPN, 2N3646, 50210310.
 ALL DIODES, GEMANUM, 11801200
 ALL 14 PIN IC'S HAVE PIN 7 CONNECTED TO
 GND AND PIN 14 TO +5V.
2. IC TYPE 162 HAS PIN 13 TO -5V.

REFERENCE DRAWINGS				CONTROL DATA		NORMANDALE DIVISION		TITLE				
COMP ASSY: 54256500				DWN ON		BR3B8		SCHEMATIC DIAGRAM				
				CHK		7-2-72		RECEIVER/TRANSMITTER				
				ENGR		7-7-72		TYPE 3JSV				
				MFG		7-13-73		CODE IDENT		DRAWING NUMBER		CD
				APPR				19333		54256600		5
COMPONENTS, EXCEPT AS NOTED												
TOLERANCE		VALUE		RATING								
RES	±1%	OHMS	1/4 W									
CAP	±10%											

REVISION RECORD							
REV	ECO	DESCRIPTION			DRFT	DATE	CHKD APP
A		SEE SHEET 1 FOR REV					




NORMANDALE DIVISION	SCHEMATIC DIAGRAM TYPE 3JSV	CODE IDENT	C	DWG NO	54256600	CD
		19333		5		
		SHEET 2				

54256600




REVISION RECORD						
REV	ECO	DESCRIPTION	DFT	DATE	CHKD	APP
A		SEE SHEET 1 FOR REV				



SCHEMATIC DIAGRAM		CODE IDENT	DWG NO	CD
TYPE 3JSV		19333	C 54256600	5
NORMANVILLE DIVISION		SHEET 4		



SHEET REVISION STATUS										REVISION RECORD						
										REV	ECO	DESCRIPTION	DRFT	DATE	CHKD	APP
										A	PE23000	RELEASED				




NOTES:

1. UNLESS OTHERWISE SPECIFIED;

ALL 16 PIN IC'S HAVE PIN 8 CONNECTED TO GROUND AND PIN 16 CONNECTED TO +5V.

ALL 14 PIN IC'S HAVE PIN 7 CONNECTED TO GROUND AND PIN 14 CONNECTED TO +5V.


2. IC'S U-C1, U-D1 AND U-E1 HAVE PIN 5 CONNECTED TO +5V AND PIN 12 CONNECTED TO GROUND.



REFERENCE DRAWINGS				CONTROL DATA		NORMANDALE DIVISION		TITLE	
COMPONENT ASSY 54258900				CORPORATION				SCHEMATIC DIAGRAM	
				FIRST USED ON 8R3A88				DIFFERENCE ADDER	
				DWN R. KONECNY 9-22-72				TYPE 2JYV	
				CHK J. Konecny 12-6-72				CODE IDENT 19333 C	
				ENGR J. Konecny 10/10/72				DRAWING NUMBER 54259000	
				MFG J. Konecny 10-12-72				CD 5	
				APPR J. Konecny 10-12-72				SHEET 1 OF 4	
COMPONENTS EXCEPT AS NOTED									
TO TOLERANCE	VALUE	RATING							
RES +5%	OHMS	1/4W							
CAP -55%									

W54259000 ↑

A



REVISION RECORD						
REV	ECO	DESCRIPTION	DRFT	DATE	CHKD	APP
A		SEE SHEET 1 FOR REV				

D

C

B

A


D

C

B

A

54259000




CONTROL DATA
CORPORATION
NORMANVILLE
DIVISION

SCHEMATIC DIAGRAM
TYPE 2JYV

CODE IDENT	DWG NO	CD
19333	54259000	5
SHEET 3		

REVISION RECORD							
REV	ECD	DESCRIPTION	DRFT	DATE	CHKD	APP	
A		SEE SHEET 1 FOR REV					



CONTROL DATA
280
NORMANDALE
DIVISION

SCHEMATIC DIAGRAM
TYPE 2JYV

CODE IDENT	DWG NO	CD
19333	C 54259000	5
SHEET 4		

4-194

70629100 F


SHEET REVISION STATUS										REVISION RECORD					
REV	ECO	DESCRIPTION	DRFT	DATE	CHKD	APP									
A	(10-12-72)	RELEASED		10-16-73											

NOTE:

1. UNLESS OTHERWISE SPECIFIED:


ALL 14 PIN IC'S HAVE PIN 7 CONNECTED TO GND
AND PIN 14 CONNECTED TO +5V.

ALL TRANSISTORS SNPN 2N3569 PN 50210811



REFERENCE DRAWINGS			CONTROL DATA		NORMANDALE DIVISION		TITLE	
COMP ASSY: 54120501			BR 301				SCHEMATIC DIAGRAM LAMP & RELAY DRIVER TYPE 3PBV	
COMPONENTS, EXCEPT AS NOTED			EVAL		DATE		DRAWING NUMBER	
RES	TOLERANCE	VALUE	RATING	WFG	DATE	19333	C	54120601
CAP	-30%	OHMS	1/4 W	APP	DATE			7
							SHEET 1 OF 2	


REVISION RECORD						
REV	ECO	DESCRIPTION	ORFT	DATE	CHKD	APP
A		SEE SHT 1 FOR REV				





CONTROL DATA
NORMANDALE
DIVISION

SCHEMATIC DIAGRAM
LAMP & RELAY DRIVER
TYPE 3PBV





CODE IDENT 19333	DWG NO 54120601	CD 7
SHEET 2		








REVISION RECORD							
REV	ECO	DESCRIPTION	DRFT	DATE	CHKD	APP	
		SEE SHT 1 FOR REV					



SCHEMATIC DIAGRAM
VOLTAGE FAULT DETECT &
ACCESS CONTROL
TYPE BQZY

CODE IDENT	DWG NO	C.D.
19333	54139402	9
SHEET	2	


54139402 ↑




SHEET REVISION STATUS		REVISION RECORD						
REV	ECO	DESCRIPTION	DRFT	DATE	CHKD	APP		
A	PE23003	RELEASED						


NOTES:

- UNLESS OTHERWISE SPECIFIED:
ALL I.C.'S HAVE PIN 7 CONNECTED TO GROUND
AND PIN 14 CONNECTED TO +5V.
- I.C. A2, A3, AND B3 HAVE PIN 13 CONNECTED TO -5V.




REFERENCE DRAWINGS				CONTROL DATA		NORMANDALE DIVISION		TITLE		
COMPONENT ASSY. 54140901				BR 301		SCHEMATIC DIAGRAM				
				E. TIBESAR		RECEIVER				
				4/23/71		TYPE 1RCV				
				CHK						
				ENGR						
				MFG						
				APPR						
COMPONENTS, EXCEPT AS NOTED						CODE IDENT		DRAWING NUMBER		CD
TOLERANCE				VALUE		19333		54141001		5
RES ± 5 %				OHMS		C				
CAP -30 %										
								SHEET		OF










SHEET REVISION STATUS				REVISION RECORD			
REV	ECO	DESCRIPTION	DRFT	DATE	CHKD	APP	
A	PE13000	RELEASED					

W54150203

REVISION RECORD						
REV	ECO	DESCRIPTION	DRFT	DATE	CHKD	APP
A		SEE SHEET 1 FOR REV				



CONTROL DATA
NORMANDE
DIVISION

SCHEMATIC DIAGRAM TYPE BSAV



CODE IDENT 19333	DWG NO 54150203	CR. 5
SHEET 2		

54150203

SHEET REVISION STATUS										REVISION RECORD						
REV	ECO	DESCRIPTION			DRFT	DATE	CHKD	APP								
A	PE2300	RELEASED														


NOTE:

1. UNLESS OTHERWISE SPECIFIED:
ALL IC'S HAVE PIN 7 CONNECTED TO GND; PIN 11 CONNECTED TO -5V;
AND PIN 14 CONNECTED TO +5V.




REFERENCE DRAWINGS			CONTROL DATA		NORMANDALE DIVISION		TITLE			
COMP ASSY: 54160901			FIRST USED ON		BR301		SCHEMATIC DIAGRAM			
			DWN		7-14-71		TRANSMITTER			
			CHK		7-28-71		TYPE 1TCV			
COMPONENTS, EXCEPT AS NOTED			ENGR		7-28-71					
			MFG		8-9-71					
			APPR		8-9-71					
TOLERANCE	VALUE	RATING					CODE	19333	C	54161001
RES	± 5%	OHMS					DRAWING NUMBER			CD
CAP	- 30%									
							SHEET 1 OF 1			


HPP



54164200



REVISION RECORD						
REV	ECO	DESCRIPTION	DFT	DATE	CHKD	APP
A		SEE SHEET 1 FOR REV				



CONTROL DATA
NORMANDALE
DIVISION

SCHEMATIC DIAGRAM
TYPE 3TWV


CODE IDENT 19333	DWG NO 54168200	CD 1
SHEET 2		

SHEET REVISION STATUS									
REV	ECO	DESCRIPTION	DRFT	DATE	CHKD	APP			
A	7823000	RELEASED							

REVISION RECORD									
REV	ECO	DESCRIPTION	DRFT	DATE	CHKD	APP			
A	7823000	RELEASED							

NOTE:

1. UNLESS OTHERWISE SPECIFIED:
 ALL TRANSISTORS, SNPN, 2N3646, 50210310
 ALL DIODES, SILICON, 92115021
2. TRANSISTOR, SPNP, 2N4916, 50211610.
3. TRANSISTOR, SNPN, 2N3568, 50210610.
4. DIODE, ZENER, 50240108.
5. ALL I.C. HAVE PIN 7 CONNECTED TO +5V, PIN 14 CONNECTED TO GRO.
6. VALUE OF A3R1 TO BE SELECTED IN PRODUCTION TO GIVE A PULSE OF 55US ± 7US AT OUTPUT PIN 3B.
7. VALUE OF 10R1 TO BE SELECTED IN PRODUCTION TO DETECT A SPEED OF 3000 R.P.M. ± 300 RPM WHEN PIN 9A IS GROUNDED.
8. DELAY TIME FOR REFERENCE ONLY.



D

C

B


A

D


C


A

B 54171000




REFERENCE DRAWINGS				NORMANDALE DIVISION		TITLE	
COMP ASSY 54170900				BR301		SCHEMATIC DIAGRAM	
				O. G. TUTTLE 4-22-71		SPEED DETECTOR	
				H. Hanson 1-17-71		TYPE 1UCV	
COMPONENTS, EXCEPT AS NOTED				ENGR. J. J. J. 1-17-71			
				MFG. 1-17-71			
				APPR. 1-17-71			
RES	± 5%	1/4 W	OHMS			CODE IDENT	DRAWING NUMBER
CAP	- 30V					19333	54171000
						C	0
						SHEET 1 OF 2	






54190200 ↑




SHEET REVISION STATUS										REVISION RECORD					
REV	ECO	DESCRIPTION			DRFT	DATE	CHKD	APP							
A		RELEASED													
B	PE29310 PE2300C	DOC SIZE & SYM CHANGE			J.R.	1/11/71									

NOTE:

1. ALL INTEGRATED PACKAGES HAVE PIN 7 CONNECTED TO GRD AND PIN 14 CONNECTED TO +5V




REFERENCE DRAWINGS				CONTROL DATA		NORMANDALE DIVISION		TITLE											
COMPONENT ASSY 54190900				FIRST USED ON		VCD		SCHEMATIC DIAGRAM											
				DWN		R. B. B. 4-30-70		NINE BIT COMPARATOR											
				CHK		D. B. B. 4-1-70		TYPE 0WCV											
COMPONENTS, EXCEPT AS NOTED				ENGR		D. B. B. 4-5-70		CODE IDENT		DRAWING NUMBER		CD							
TOLERANCE		VALUE		RATING		19333								C		54191000		6	
RES ± 5 %		OHMS		1/4 W															
CAP ± 20 %																			
				MFG		D. B. B. 4-26-70													
				APPR		D. B. B. 4-27-70													




B 54191400

4-216

70629100 E






2										1									
SHEET REVISION STATUS										REVISION RECORD									
										REV	ECO	DESCRIPTION				DFT	DATE	CHKD	APP
										A	13 23000	RELEASED					1-3-71		RH

NOTE:


1. ALL INTEGRATED CIRCUIT PACKAGES HAVE PIN 7 CONNECTED TO GND AND PIN 14 CONNECTED TO +5V

2. DELAY TIME FOR REFERENCE ONLY.



REFERENCE DRAWINGS				NORMANDE DIVISION		TITLE					
COMPONENT ASSY 54192501				BR 3A3		SCHEMATIC DIAGRAM					
				DWN G. MARTIN		UNIT RESERVE					
				CHK C. L. L.		TYPE 1WGV					
				ENGR J. J. L.							
COMPONENTS EXCEPT AS NOTED:				MFG		CCHC - 1933		DRAWING NUMBER		CD	
RES ± 5%		OHMS		1/4 W		19333		C		54192601	O
CAP -30%											
				ATFR							
</											


SHEET REVISION STATUS				REVISION RECORD				
REV	SCO	DESCRIPTION	DEPT	DATE	CHKD	APP	REV	SCO
A	PE23000	RELEASED		6-27-72				



NOTE:

- UNLESS OTHERWISE SPECIFIED:
ALL DIODES, GERMANIUM, 11801100
ALL IC'S HAVE PIN 7 CONNECTED
TO GND AND PIN 14 TO +5V


⚠ DELAY TIME FOR REF ONLY.




REFERENCE DRAWINGS			CONTROL DATA		NORMANDALE DIVISION	TITLE SCHEMATIC DIAGRAM UNIT RESERVE TYPE 2WGV
COMP ASSY:54192502			FIRST USED ON	BRIATE		
			DWN	D. J. H. H. 6-21-72		
			CHK	H. J. H. H. 6-23-72		
COMPONENTS, EXCEPT AS NOTED			ENGR	H. J. H. H. 6-23-72		CODE IDENT 19333 C DRAWING NUMBER 54192602 CD 8
TOL	FRANCE	VALUE	RATING			
RES	± 5%	OHMS	1/4 W			
CAP	- 50%					


1-VCD-









W 54194600



4-224

70629100 E





W54198200 4

19333

NORMANDALE
DIVISION


SCHEMATIC DIAGRAM
MULTIPLEXER PART I
TYPE 2WV


19333

54198200

5

SHEET 2






54199000

4-228

70629100 E





REVISION RECORD						
REV	ECO	DESCRIPTION	DIFF	DATE	CHK	APP
B		SEE SHT 1 FOR REVISION				


SCHEMATIC DIAGRAM
COUNTER CONTROL
TYPE 0WYV

54199000	CD
2	8

54199000 4








54199407

4-232

70629100 E

REVISION RECORD							
REV	ECO	DESCRIPTION			DRFT	DATE	CHKD
A		SEE SHT 1 FOR REV					



W54199407

COMMENT SHEET

PLEASE COMPLETE ITEMS 1 THRU 11

From

(1) NAME
(2) DEPARTMENT OR ATTENTION OF
(3) STREET ADDRESS
(4) CITY AND STATE

Manual Information

(From Revision Record)

(5) MANUAL TITLE	
(6) PUBLICATION NO.	(7) REVISION
(8) FCO'S INCORPORATED INTO MANUAL	

Equipment Information

(From Equipment
Nameplate & FCO Log)

(9) EQUIPMENT NO. AND DESCRIPTION
(10) SERIES CODE
(11) FCO'S INCORPORATED INTO EQUIPMENT

Comments

<p>This form is not intended to be used as an order blank. Your evaluation of this manual will be welcomed by Control Data Corporation. Any errors, suggested additions or deletions, or general comments may be made above. Please include references to figure number, assembly number and design configuration level.</p>

CUT ALONG LINE

NOV 0902 PRINTED IN U.S.A.

NO POSTAGE STAMP NECESSARY IF MAILED IN U. S. A.

FOLD ON DOTTED LINES AND STAPLE

STAPLE

STAPLE

FOLD

FOLD

FIRST CLASS
PERMIT NO. 8241
MINNEAPOLIS, MINN.

BUSINESS REPLY MAIL
NO POSTAGE STAMP NECESSARY IF MAILED IN U.S.A.

POSTAGE WILL BE PAID BY
CONTROL DATA CORPORATION
Technical Publications Department
7801 Computer Avenue
Minneapolis MN 55435

CUT ALONG LINE

FOLD

FOLD



CORPORATE HEADQUARTERS, 8100 34th AVE. SO., MINNEAPOLIS, MINN. 55440
SALES OFFICES AND SERVICE CENTERS IN MAJOR CITIES THROUGHOUT THE WORLD

PRINTED IN U.S.A.